


# ATOM Family

BM-ATOM1.0-V1.6



# Brief Manual of ATOM1.0 Family

# 4-bit Microcontrollers with Reduced 8051 Architecture

V1.6 July 2008

- CORERIVER Semiconductor reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time.
- CORERIVER shall give customers at least a three month advance notice of intended discontinuation of a product or a service through its homepage.
- Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
- ◆ The CORERIVER products listed in this document are intended for usage in general electronics applications. These CORERIVER products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury.



www.coreriver.com (E-mail: tech@coreriver.com)

### Contents

- 1. Product Overview
- Features
- 3. Block Diagram
- 4. Pin Configurations
- 5. Pin Descriptions
- 6. Function Descriptions
  - CPU Descriptions
    - Memory Organization
    - SFR Map and Description
    - Instruction Set Summary
    - CPU Timing
  - Peripheral Descriptions
    - I/O Ports
    - Clock Configuration
    - Carrier Frequency Generation
    - LVD (Low Voltage Detector)
    - WDT (Watchdog Timer)
    - Reset Circuit
    - Power Management
    - IAP (In Application Programming)

- 7. Absolute Maximum Ratings
- 8. DC Characteristics
- 9. AC Characteristics
- 10. Package Dimensions
- 11. Product Numbering System
- 12. Supporting Tools

### 13. Appendix

- A. Instruction Set
- B. SFR Descriptions
- C. Update History



# 1. Product Overview (1/2)



#### ◆ ATOM1.0 Family - GC49C501 Series (Low Cost, Low Power Application MCU)

Product	Mask-ROM (byte)	FLASH (byte)	EEPROM (byte)	RAM (Nibble)	Volt (V)	Freq. (MHz)	T/C (16bits)	Serial I/O	WDT	REM Output	IR. LED Drive Tr.	I/O Pins	Package	Others	Available Time
GC49C501G0-SO24I	-	1K	(128)	64	1.8~5.5	10 (5)	-		1	1	Yes	18 (20)	24-SOIC	POR/LVD Ring OSC ISP/IAP	NOW
GC49C501G0-SO20I	-	1K	(128)	64	1.8~5.5	10 (5)	-	ı	1	1	Yes	14 (16)	20-SOIC (Narrow)	POR/LVD Ring OSC ISP/IAP	NOW
GC49C501G0-SJ20I	-	1K	(128)	64	1.8~5.5	10 (5)	-	ı	1	1	Yes	14 (16)	20-SOIC (JEDEC)	POR/LVD Ring OSC ISP/IAP	NOW
GC49C501R0-SO24I	-	1K	(128)	64	1.8~5.5	10 (5)	-	1	1	1	Yes	18 (20)	24-SOIC	POR/LVD Calibrated Ring OSC ISP/IAP	NOW
GC49C501R0-SO20I	-	1K	(128)	64	1.8~5.5	10 (5)	-	1	1	1	Yes	14 (16)	20-SOIC (Narrow)	POR/LVD Calibrated Ring OSC ISP/IAP	NOW
GC49C501R0-SJ20I	-	1K	(128)	64	1.8~5.5	10 (5)	1	-	1	1	Yes	14 (16)	220-SOIC (JEDEC)	POR/LVD Calibrated Ring OSC ISP/IAP	NOW
GC49C501RP-SO8I	-	1K	(128)	64	1.8~5.5	10 (5)	1	1	1	-	-	6	8-SOIC	POR/LVD Calibrated Ring OSC ISP/IAP	NOW
GC49C501RP-SP8I	-	1K	(128)	64	1.8~5.5	10 (5)	-	-	1	-	-	6	8-SPDIP	POR/LVD Calibrated Ring OSC ISP/IAP	NOW

<sup>\*</sup> User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.

<sup>\*</sup> Max. operating frequency of ATOM1.0 family is 5 MHz when VDD is less than 2.7 V.



# 1. Product Overview (2/2)



#### ◆ ATOM1.0 Family - GC49C501 Series (Low Cost, Low Power Application MCU)

Product	Mask-ROM (byte)	FLASH (byte)	EEPROM (byte)	RAM (Nibble)	Volt (V)	Freq. (MHz)	T/C (16bits)	Serial I/O	WDT	REM Output	IR. LED Drive Tr.	I/O Pins	Package	Others	Available Time
GC41C501G0-SO24I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	1	Yes	18 (20)	24-SOIC	POR/LVD Ring OSC	NOW
GC41C501G0-SO20I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	1	Yes	14 (16)	20-SOIC (Narrow)	POR/LVD Ring OSC	NOW
GC41C501G0-SJ20I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	1	Yes	14 (16)	20-SOIC (JEDEC)	POR/LVD Ring OSC	NOW
GC41C501G0-SO8I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	ı	-	6	8-SOIC	POR/LVD Ring OSC	NOW
GC41C501G0-SP8I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	-	-	6	8-SPDIP	POR/LVD Ring OSC	NOW

 $<sup>^{*}</sup>$  Max. operating frequency of ATOM1.0 family is 5 MHz when VDD is less than 2.7 V.



<sup>\*</sup> User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.

### 2. Features

- CPU
  - √ 4-bit reduced 8051 architecture
  - Continuous program addressing, not paged.
  - √ 51 instructions including push, pop and logic inst.
  - ✓ Instruction cycle : F<sub>sys</sub>/6
  - Multi-level subroutine nesting with RAM based stack.
- On-chip Memories
  - ✓ FLASH: 1024 bytes (including 128 EEPROM)
  - ✓ RAM: 64 nibbles (including stack)
- ISP (In System Programming) of FLASH
- IAP (In Application Programming) of FLASH
- I/O Ports
  - ✓ P0 : 4-bit parallel I/O (Open drain output)
  - ✓ P1 : Parallel I/O (Open drain output), 4-bit for 24-pin, 2-bit for 20-pin.
  - P2, P3: 4-bit parallel/bit-selectable I/O (Open drain output)
  - P4 : Parallel I/O (Open drain output).
     Two bits if internal clock is used.
     Additional two bits for 24-pin packages.

- REM output (Remote control transmitter)
  - ✓ Built-in Transistor for I.R. LED Drive
  - $\checkmark$  I<sub>OI</sub> = 300 mA (Max.) at V<sub>DD</sub> = 3V and V<sub>O</sub> = 0.4V
- Carrier Pulse Generation: 7 types
- Built-in Oscillator
  - ✓ Crystal/Ceramic resonator
  - ✓ Precision internal oscillator
     Factory Calibrated to ± 3% at 2.1 ~ 3.3V
     Factory Calibrated to ± 1% at 2.5V
  - √ The Factory Calibration for 7.28MHz is applied only for GC49C501RX devices.
- Built-in Reset
  - ✓ Power-on Reset, Power-fail Reset
  - ✓ WDT (Watch-Dog Timer) Reset
  - ✓ Clock switching reset
- Power Management
  - ✓ Power-down (stop) mode
  - ✓ Release stop by input changes
  - ✓ Sleep mode




### 2. Features

- Power Consumption
  - ✓ Stop mode : < 0.1uA (Typ.) at 2.0V 1 uA (Max.) at 5.0V
  - ✓ Normal mode : 400 uA (Typ.) at 2.0V,  $F_{SYS} = 4$  MHz
- Operating frequency vs. voltage
  - ✓ Max.  $F_{OSC}$ = 10 MHz (2.7 V ≤  $V_{DD}$  ≤ 5.5V)
  - $\checkmark$  Max. F<sub>OSC</sub>= 5 MHz (1.8 V  $\le$  V<sub>DD</sub> < 2.7V)
- ◆ Operating temperature : -40 °C ~ 85 °C
- ESD protection up to 2,000V
- Latch-up protection up to ±200mA
- Package
  - √ 24-pin SOIC
  - ✓ 20-pin SOIC
  - √ 8-pin SOIC/SPDIP




# 3. Block Diagram (24-PIN)






# 3. Block Diagram (20-PIN)






# 3. Block Diagram (8-PIN)






# 4. Pin Configurations



[ 20-SOIC]
GC49C501G0-SO20I
GC49C501R0-SO20I
GC49C501G0-SJ20I
GC49C501R0-SJ20I



[ 24-SOIC] GC49C501G0-SO24I GC49C501R0-SO24I



[8-SOIC/SPDIP] GC49C501RP-SO8I GC49C501RP-SP8I



# 5. Pin Description (20-pin/24-pin)



Symbol	Direction	Description	Remark
V <sub>DD</sub>	Power	Power Supply	
$V_{SS}$	Power	Ground	
REM	Output	Output for IR LED drive Transistor. The transistor is n-channel device.	
TV <sub>SS</sub>	Power	Ground for IR LED drive Transistor	
XI / P4[0]	Input/Output	Input to the inverting oscillator amplifier. If configured, P4[0] of parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR.	
XO / P4[1]	Input/Output	Output from the inverting oscillator amplifier. If configured, P4[1] of parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR.	
P4[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	
P0[3:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[1:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P2[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR. P2 can be configured as a push-pull output port. P2[0] and P2[1] are also used for ISP of FLASH memory.	
P3[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	







Symbol	Direction	Description	Remark
V <sub>DD</sub>	Power	Power Supply	
V <sub>SS</sub>	Power	Ground	
P0[2:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P2[2:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR. P2 can be configured as a push-pull output port. P2[0] and P2[1] are also used for ISP of FLASH memory.	



# 6.1. Memory Organization

### Address Space


- ✓ Program memory : 1K Bytes. Continuously addressed by Byte.
- ✓ Indirect data memory : 64 Nibbles. Bit accessible.
- Special function registers : 16 Registers.
   Directly addressed.
- ✓ Indirect function flags : 16 bits. Bit position is selected by DPL.

#### [Program Memory Map]

3FFH	
	Internal FLASH
	1K Bytes
000H	

#### [Special Function Register Map]

0CH	P3	CKCFG	IOCFG	LVCFG
08H	P2	IAPCON	GDL	GDH
04H	P1	REMC	SPL	SPH
00H	P0	P4	DPL	DPH



#### [Indirect Function Flag Map]

15	14	13	12	11	10	9	8
STOP	SLEEP	WDTE	WDTR	MAP1	MAP0	P4.2	P4.3
7	6	5	4	3	2	1	0
P3.3	P3.2	P3.1	P3.0	P2.3	P2.2	P2.1	P2.0



# 6.2. SFR Brief Description



Register	Address	Description	Power-On Reset Value	Other Reset Value
P0	00H	Port 0 output register.	1111	1111
P4	01H	Port 4 output register.	1111	1111
DPL	02H	The low nibble of data pointer (DPTR).	0000	0000
DPH	03H	The high nibble of data pointer (DPTR).	00	00
P1	04H	Port 1 output register.	1111	1111
REMC	05H	REM output control register.	0000	0000
SPL	06H	The low nibble of stack pointer (SP).	1111	1111
SPH	07H	The high nibble of stack pointer (SP).	01	01
P2	08H	Port 2 output register.	1111	1111
IAPCON	09H	IAP (In Application Programming) Control register. Can be accessed only if MAP1 is set and MAP0 is cleared.	0000	0000
GDL	0AH	The low nibble of general purpose data register	0000	0000
GDH	0BH	The high nibble of general purpose data register	0000	0000
P3	0CH	Port 3 output register.	1111	1111
CKCFG	0DH	The clock configuration register. Initialized only by power-on-reset.	0000	uuuu
IOCFG	0EH	The I/O port configuration register. Initialized only by power-on-reset.	0000	uu0u
LVCFG	0FH	The LVD configuration register. Initialized only by power-on-reset.	1x00	uxuu

-: Unimplemented bit. Read as 0.

u: Remains unchanged.

x: The value of the bit is not determined.

Note for 8-pin devices.

- Not supported SFRs: P1, P3, P4, REMC.

- Writing to the not-supported SFRs may cause unexpected behavior.



# 6.2. Indirect Function Flag (IFF) Description



- Indirect Function Flag (IFF)
  - ✓ Write only, access using the instructions: MOV L, #n, SETB @L, CLR @L
  - ✓ The individual set/clear of ports is available only if the package type supports corresponding parallel port.

Flag	Address (DPL)	Description	Reset Value
STOP	15	Enter stop mode. Not set until all pins of P0 and P1 are high.	0
SLEEP	14	Enter sleep mode. Released by WDT reset.	0
WDTE	13	Enable flag of WDT. If this flag is cleared, WDT stops running and holds the state. This flag can be modified if and only if MAP1 bit is set and MAP0 bit is cleared. This flag is also set by H/W when user sets SLEEP flag or writes IAPCON SFR.	1
WDTR	12	Reset Watch Dog Timer. Set by S/W. Cleared by H/W after WDT is reset.	0
MAP1	11	Address map extension bit 1 for SFR/IFF.	0
MAP0	10	Address map extension bit 0 for SFR/IFF. Do not set this flag for the future compatibility.	0
P4.2	9	Individual bit set/clear for P4	1
P4.3	8	Individual bit set/clear for P4	1
P3.3	7	Individual bit set/clear for P3	1
P3.2	6	Individual bit set/clear for P3	1
P3.1	5	Individual bit set/clear for P3	1
P3.0	4	Individual bit set/clear for P3	1
P2.3	3	Individual bit set/clear for P2	1
P2.2	2	Individual bit set/clear for P2	1
P2.1	1	Individual bit set/clear for P2	1
P2.0	0	Individual bit set/clear for P2	1



# 6.3. Instruction Set Summary (1/2)

Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Arithmetic	ADD A, #data INC A DEC A ADD A, @DP ADDC A, @DP SUB A, @DP INC @DP DEC @DP	Add data to ACC. Increment ACC. Decrement ACC. Add the indirect memory nibble to ACC. Add the indirect memory nibble to ACC with the Carry in C. Subtract the indirect memory nibble from ACC. Increment the indirect memory nibble. Decrement the indirect memory nibble.
Logical	CLR A CPL A RRC A ANL A, @DP ORL A, @DP XRL A, @DP	Clear ACC. Complement ACC. Rotate right ACC with Carry flag. Logical AND for ACC and the indirect memory nibble. Logical OR for ACC and the indirect memory nibble. Logical Exclusive-OR for ACC and the indirect memory nibble.
Data Transfer	MOV dir, A MOV A, dir MOV A, @DP MOV A, #data MOV L, @DP MOV @DP, A MOVI @DP, A MOVD @DP, A XCH A, @DP MOVI @DP, #data MOV L, #data MOV H, #data PUSH A POP A	Move ACC to the special function register.  Move the special function register to ACC.  Move the indirect memory nibble to ACC.  Move data to ACC.  Move the indirect memory nibble to DPL.  Move ACC to the indirect memory nibble.  Move ACC to the indirect memory nibble and increment the data pointer (DPH,DPL).  Move ACC to the indirect memory nibble and decrement the data pointer (DPH,DPL).  Exchange ACC and the indirect memory nibble.  Move data to the indirect memory nibble and increment the data pointer (DPH,DPL).  Move data to DPL.  Move data to DPH.  Push ACC to stack.  Pop stack to ACC.



# 6.3. Instruction Set Summary (2/2)


Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Branch	CJNE @DP, #data, rel CJNE L, #data, rel CJNE A, dir, rel CJNE A, @DP, rel CJLE A, @DP, rel CJNE A, #data, rel DJNZ A, rel JB bit, rel JNB bit, rel JC rel JNC rel JMP addr CALL addr RET NOP	Jump if the indirect memory nibble is not equal to the data.  Jump if DPL is not equal to the data.  Jump if ACC is not equal to the special function register.  Jump if ACC is not equal to the indirect memory nibble.  Jump if ACC is less than or equal to the indirect memory nibble.  Jump if ACC is not equal to the data.  Decrement ACC. Jump if the result is not zero.  Jump if the indirect memory bit is 1.  Jump if the indirect memory bit is 0.  Jump if C is 1.  Jump if C is 0.  Jump to given address.  Call subroutine.  Return from subroutine.  No operation.
Bit & Misc.	SETB @L CLR @L SETB bit CLR bit SETB C CLR C INC DPTR DEC DPTR	Set the indirect function flag. Clear the indirect function flag. Set the indirect memory bit. Clear the indirect memory bit. Set Carry flag. Clear Carry flag. Increment the data pointer. Decrement the data pointer.



# 6.4. CPU Timing


- CPU takes 6 clocks for a machine cycle.
- Any instruction except branch instructions completes in one machine cycle.
- All branch instruction consumes 2 machine cycles whether the branch is taken or not.
- The state of SFR, I/O ports, or IFF flags changes at the end of an instruction (S6).





### 6.5. I/O Ports: PORT0 ~ PORT4

- All ports are initialized asynchronously on power-up.
- Pull-up enable and input by default (reset).
- Open drain active low output.
- P2[3:0] may be configured as push-pull output port.
- CPU always write to SFR register, but reads port pin.
- Retains the previous state in stop mode or sleep mode.





# 6.5. I/O Ports : PORT4[1:0] (XI/XO)



- XI/XO for Clock Input/Output
  - ✓ Enabled if XT/RG bit in CKCFG SFR is set.
  - ✓ Disabled in STOP mode (XI and XO are in low state).
- XI/XO as an I/O Port
  - ✓ XI and XO can be configured as I/O port if IOXEN bit in IOCFG SFR is set.
  - ✓ User should not set XT/RG and IOXEN at the same time.
  - ✓ Pull-up enable and input by default (reset).
  - Open drain active low output.
  - ✓ CPU always write to SFR register, but reads port pin.
  - Retains the previous state at stop mode.
- ✓ IOCFG (0Eh) : I/O Port Configuration Register


IOMAP1	IOMAP0	P2OEN	IOXEN
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- IOXEN: Enable XI and XO as I/O ports.
   0 = XI and XO are used for clock input (Default).
   1 = XI and XO is used for PORT4[1:0].
- P2OEN: Configure P2 as a push-pull output port.
- IOMAP[1:0] : Configure I/O ports mapping .

IOMAP1	IOMAP0	Ports Mapping			
0	0	Default.			
0	1	Optional 20-pin I/O Port Mapping			
1	0	Optional 24-pin I/O Port Mapping			
1	1	Reserved			

#### IOCFG


- ✓ This SFR is initialized to default state only by power-onreset. Only the P2OEN bit is cleared by other resets.
- ✓ For 8-pin devices, only P2OEN bit is available. User should not set other bits.





### 6.5. I/O Ports: I/O Mapping

- User may select I/O port mapping by setting IOCFG SFR.
- The functionality of each I/O pins is the same for any mapping.
- This configuration option is useful when the pin-to-pin compatibility with existing devices is essential.






### 6.6. Clock Configuration

- Two System Clock Sources: Internal Ring OSC. or External Resonator/Crystal
- Default System Clock is Ring OSC.
- When user changes the clock source (XT/RG bit), internal reset is generated.
- Internal reset does not affect CKCFG.
- The configuration SFR (CKCFG) is initialized by power-on reset.
- User may change clock frequency during operation by changing divide option.
  - ✓ CKCFG (0Dh): The clock configuration register.

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- XT/RG: System clock source selection.
  - 0 = Internal Ring oscillator is selected as system clock. External clock osc. is disabled.
  - 1 = External clock is selected as system clock.Internal Ring oscillator is disabled.Do not set this bit for 8-pin devices.
- DIV[2:0]: System clock divider selection.





DIV2	DIV1	DIV0	F <sub>SYS</sub>
0	0	0	F <sub>osc</sub>
0	0	1	F <sub>osc</sub> /2
0	0 1 0		F <sub>osc</sub> /4
0	1	1	F <sub>osc</sub> /8
1	0	0	F <sub>osc</sub> /16
1	0	1	F <sub>osc</sub> /32
1	1	0	F <sub>osc</sub> /64
1	1	1	-



# 6.6. Clock Configuration: Internal Ring OSC.

- ◆ The Internal Ring OSC. Provides a Fixed System Clock
  - ✓ Factory calibrated to  $\pm 3\%$  at 2.1V ~ 3.3V.
  - ✓ Factory calibrated to  $\pm 1\%$  at 2.5V.
- The Factory Calibration for 7.28MHz is applied only for GC49C501RX devices.





**VOLTAGE-FREQUENCY GRAPH** 




# 6.6. Clock Configuration: Guideline


**Preliminary** 


Resonator/ Crystal Oscillator

Oscillator Module

◆ Internal Ring Oscillator









# 6.7. Carrier Frequency Generation

**Preliminary** 


Support 7 types of carrier frequency.

✓ **REMC** (05h) : The REM Output Control Register.

REME	PG2	PG1	PG0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- PG[2:0] : Carrier Frequency Selection.
- REME : REM Output Enable.

REME	PG2	PG1	PG0	Transmission Control ( REMI )		
0	Х	Х	Х	0 (Disable)		
1	0	0	0	$1/T = F_{SYS}/12$ , $T1/T = 1/3$		
1	0	0	1	$1/T = F_{SYS}/8$ , $T1/T = 1/2$		
1	0	1	0	$1/T = F_{SYS}/12$ , $T1/T = 1/4$		
1	0	1	1	1 (No Carrier)		
1	1	0	0	$1/T = F_{SYS}/12$ , $T1/T = 1/2$		
1	1	0	1	$1/T = F_{SYS}/8$ , $T1/T = 1/4$		
1	1	1	0	1/T = F <sub>SYS</sub> /11, T1/T = 4/11		
1	1	1	1	1 (No Carrier)		






# 6.7. Carrier Frequency Generation

#### Waveform Example

- ✓ REM output is the inverse of REMI\*
- ✓ Since the IR. LED drive transistor in ATOM is a N-Type, IR. LED is turned on when REMI\* is high.






### 6.8. POR & LVD: Power-On Reset




- On-chip power-on reset is a logical OR of RC-POR and LVD-POR
- RC-POR operates when the rising time of power (V<sub>DD</sub>) is short.
- On-chip LVD
  - Provides power-on reset when the rising time of power is relatively long.
  - ✓ Power-on reset voltage is 1.7 V.
  - Provides power-fail reset when the power goes down below 1.6 V.
- After POR pulse is off, the internal clock stabilization counter starts to run, which lengthens power-on reset about 4.5 ms.



✓ LVCFG (0Fh) : LVD Configuration Register

POR	Reserved	Reserved	Reserved
R/W(1)	R(X)	R/W(0)	R/W(0)


- Reserved: Do not set these bits for the future compatibility.
- POR : Power-on-reset flag to distinguish cold reset.
   User need to mask out the reserved bits
   by AND oprtation when referring to this bit.






### 6.8. POR & LVD: Condition for power notch

Power-on-reset is independent of power-rising slope.



The cases of reset generation by VDD notch



When VDD fails for a short time, the duration of notch (T) has limitation like above for the successful POR operation.

The duration (T) will be changed by the VDD value and the transition time



### 6.9. WDT (Watchdog Timer)

#### WDT

- ✓ Free running counter which resets CPU every 2<sup>17</sup> system clock cycles.
- Although the counter length is fixed, WDT overflow period may vary according to the current frequency of system clock.
- ✓ WDT is halt in STOP mode or disabled by user.

#### WDT is reset by

- ✓ User S/W set WDTR bit in IFF[12]. WDTR bit is automatically cleared by H/W after WDT is reset.
- ✓ Internal reset caused by any source is activated.
- Entering SLEEP mode.
- ✓ Start of FLASH programming (erase/write) by IAP.

#### Run Control of WDT

- ✓ WDT may be disabled if WDTE flag in IFF[13] is cleared.
- ✓ When disabled WDT holds the state before.
- ✓ User can modify WDTE if and only if MAP1 flag in IFF[11] is set and MAP0 flag in IFF[10] is cleared.
- ✓ WDTE is set by internal reset and also set by H/W when user sets SLEEP flag in IFF[14] or writes IAPCON SFR.

#### Program Sequence to disable WDT

MOV L, #11

SETB @L : Enable MAP1

MOV L, #13

CLR @L ; Disable WDT

MOV L, #11

CLR @L ; Disable MAP1

#### [Example of WDT Period]

XT/RG	DIV2	DIV1	DIV0	F <sub>OSC</sub> (MHz) F <sub>SYS</sub>		WDT Period (ms)
1	0	1	1	3.64 F <sub>osc</sub> /8		288
0	0	0	0	7.28	F <sub>osc</sub>	18
0	1	1	0	7.28	F <sub>osc</sub> /64	1152




### 6.10. Reset Circuit

#### Reset Sources

- ✓ Power-on Reset (POR) when Power-Up.
- ✓ Power-fail Reset.
- ✓ STOP mode Wake-up by changes in input port P0 or P1.
- ✓ WDT Overflow for abnormal condition or SLEEP mode.
- ✓ Clock source change (State change of CKCFG[3]).

#### Device Reset Timer

- ✓ Once set, internal reset remains high until the DRT (Device Reset Timer) is expired.
- ✓ The reset time depends on the configuration of system clock in CKCFG SFR.
- $\checkmark$  For an instance, the period for 2<sup>12</sup> is 9 ms when F<sub>sys</sub> is 455 KHz.
- ✓ Note that CKCFG is not affected by internal reset.
- ✓ For power-on reset, the reset time is about 4.5 ms.





### 6.11. Power Management: 3 Modes



- Active Mode
  - CPU and peripheral are running.
- Sleep Mode
  - Only WDT is running.
  - ✓ I/O ports hold the state before sleep mode.
  - ✓ Wake-up by WDT overflow.
  - ✓ The longest period of WDT overflow is 1.1 second when the internal RING clock is used.
  - Device is reset.
- Stop Mode
  - ✓ All of the device function including external clock oscillator stops running.
  - ✓ I/O ports hold the state before stop mode.
  - ✓ Wake-up by input pin (P0, P1) changes.
  - Device is reset.



## 6.12. In Application Programming (IAP)



#### In Application Programming

- User S/W can read or modify specific regions of FLASH with IAP function during operation.
- ✓ The EEP0/1 regions may be used as program memory or data memory.
- CPU is halt during IAP and continues execution after IAP from the next instruction which set IAPCON.
- ✓ It takes 6 system clocks to read a byte with IAP.
- ✓ It takes about 2 ms to write(erase) a byte with IAP.
- ✓ When user attempts to write IAPCON, WDTE bit in IFF[13] is also set.
- ✓ If IAP operation is erase or write, WDT is reset before the programming is started.

#### IAP Related SFR

- ✓ DPH / DPL : Least significant 6-bit address for IAP.
- GDH / GDL : 8-bit data buffer for read or write by IAP.
- ✓ IAPCON: IAP control SFR. Automatically cleared to zero after IAP is done.

#### IAP Enable Condition

- ✓ IAP can not erase or write INFO region.
- ✓ IAPCON can be written if and only if
  - MAP0 bit in IFF[10] is cleared,
  - MAP1 bit in IFF[11] is set,
  - and corresponding bit in CFGWD[2:1] is set.
- ✓ When IAP is blocked by above condition, "MOV IAPCON, A" instruction is like "NOP" instruction.

#### ✓ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

RGS[1:0] : Select IAP regionOPS[1:0] : Select IAP function

RGS1	RGS0	IAP Region				
0	0	EEP0 (0x1C0 ~ 0x1FF)				
0	1	EEP1 (0x3C0 ~ 0x3FF)				
1	0	INFO (0x0 ~ 0x7)				
1	1	Reserved				

OPS1	OPS0	IAP Function
0	0	No operation
0	1	Byte Read
1	0	Byte Erase
1	1	Byte Write



# 6.12. In Application Programming (IAP)




#### Electrical Characteristic of IAP

- Note that the program time depends on the configuration of system clock frequency.
- ✓ If the system clock frequency is out of IAP range, user need to change F<sub>SYS</sub> before and after IAP by configuring CKCFG SFR.

Parameter	Symbol	MIN	TYP	MAX	Unit
Power Supply Voltage	$V_{DD}$	2.7	ı	5.5	٧
System Clock Frequency	F <sub>SYS</sub>	5	8	11	MHz
Write /Erase Time	Тр	1.5	2.0	3.3	ms

### FLASH Regions

✓ EEPROM area is a part of program memory.



### Information Region

ADDRESS	0	1	2	3	4	5	6	7
Mnemonic	CFGWD							

- ✓ The first byte contains CFGWD
- ✓ May be used to store user ID, or checksum, etc.
- Only the full chip erase function of ISP can erase this region.

### CFGWD : Configuration Word

- ✓ CFGWD[0] (ISP\_LOCK) : Disable read, write, or erase by ISP except the full chip erase.
- ✓ CFGWD[1] (IAP\_RE) : Enable read by IAP.
- ✓ CFGWD[2] (IAP\_PE): Enable write or erase by IAP.



# 7. Absolute Maximum Ratings



#### Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
$V_{DD}$	DC supply voltage	-0.5 to 6.5	
$V_{IN}$	DC input voltage	ut voltage -0.5 to V <sub>DD</sub> +0.5	
V <sub>OUT</sub>	DC output voltage	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>OH</sub>	DC submit bink summer	One I/O pin active : -25	mA
	DC output high current	All I/O pin active : -100	mA
I <sub>OL</sub>	DC authorit law average	One I/O pin active: 30	mA
	DC output low current	All I/O pin active: 150	mA
T <sub>STG</sub>	Storage temperature	-55 to 125	°C

### Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
V <sub>DD</sub>	DC supply voltage	1.8 to 5.5	V
T <sub>A</sub>	Industrial temperature range	-40 to 85	°C



### 8. DC Characteristics



\* TA = = -40 °C  $\sim$  +85 °C,  $V_{DD}$  = 1.8V  $\sim$  5.5V unless otherwise specified.

D	Symbol Pin	Dire	Conditions	Value			11
Parameter		Pin		Min.	Тур.	Max.	Unit
Input Low Voltage	$V_{\rm IL1}$	P0, P1 ,P2 ,P3, P4.3, P4.2	V <sub>DD</sub> = 1.8V~5.5V	-0.5	-	0.2V <sub>DD</sub> -0.1	- V
	V <sub>IL2</sub>	XI / P4.0, XO / P4.1		-0.5	-	0.3V <sub>DD</sub>	
Tour to black Mallana	$V_{\mathrm{IH1}}$	P0, P1 ,P2 ,P3, P4.3, P4.2	V <sub>DD</sub> = 1.8V~5.5V	0.2V <sub>DD</sub> +1.0	ı	V <sub>DD</sub> +0.5	V
Input high Voltage	$V_{\mathrm{IH2}}$	XI / P4.0, XO / P4.1		0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	
Input High Leakage Current	I <sub>IH</sub>	All pins except XI, XO	$V_{IN} = V_{DD}$	-1	-	+1	μА
Output Low Voltage	V <sub>OL</sub>	P0, P1, P2, P3, P4	$I_{OL} = 20$ mA @ $V_{DD}$ =5 $V$ ( $I_{OL} = 3$ mA @ $V_{DD}$ =2.2 $V$ )	-	-	0.3V <sub>DD</sub>	V
Output Low Voltage	V <sub>OL2</sub>	REM	I <sub>OL2</sub> = 280mA @V <sub>DD</sub> =3V	-	-	0.4	٧
Output High Voltage	V <sub>OH</sub>	P2 (Configured as push-pull output)	$I_{OH} = -15 \text{mA } @V_{DD} = 5 \text{V}$ ( $I_{OH} = -2 \text{mA } @V_{DD} = 2.2 \text{V}$ )	0.7V <sub>DD</sub>	-	-	V
Output High Voltage	V <sub>OHP</sub>	Pull-up current	$I_{OHP}$ = -40uA @V <sub>DD</sub> =5V ( $I_{OHP}$ = -15uA @V <sub>DD</sub> =2.2V)	0.7V <sub>DD</sub>	-	-	V
Pin Capacitance	C <sub>IO</sub>	All	$V_{DD} = 5V$	-	10	-	pF




### 9. AC Characteristics



\* TA = -40  $^{\circ}$ C ~ +85  $^{\circ}$ C unless otherwise specified. TBD = To Be Determined.


Parameter	Symbol	Pin	Conditions	Value			Unit
Parameter				Min.	Тур.	Max.	Unit
Oscillator Frequency (Internal Clock)	F <sub>OSC</sub>		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	-		10	MHz
			$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	-		5	
Oscillator Frequency (External Clock)	F <sub>OSC</sub> XI, XO	VI VO	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	-	-	10	MU
		$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	-	-	5	- MHz	
System Frequency	F <sub>SYS</sub>		$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	1/64	-	1	F <sub>osc</sub>
External Input Width	t <sub>INT</sub>	P0, P1, P2, P3, P4	$1.8~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$	12	-	-	F <sub>SYS</sub>






### 10. Package Dimensions : 20-SOIC(Narrow/JEDEC)





Seating Plane




### [20-SOIC (Narrow)]

Symbol	Dim	ension in Ind	ches	Dii	mension in n	nm
Зуппоот	Min.	Nom.	Nom. Max. Min.		Nom.	Max.
Α	-	-	0.890	-	1	2.25
$A_1$	0.002	-	1	0.05	1	-
b	0.014	0.018	0.022	0.35	0.45	0.55
D	-	0.450	-	-	11.43	
E	0.197	0.209	0.220	5.00	5.30	5.60
H <sub>D</sub>	0.492	0.500	0.510	12.50	12.70	12.95
H <sub>E</sub>	0.291	0.307	0.323	7.40	7.80	8.20
L	0.012	-	0.031	0.30		0.80
а	0°	-	8°	0°	,	8°
е		0.050 BSC			1.27 BSC	

#### Notes:

- Dimension D & E include mold mismatch and are determined at the mold parting line.
- 2. General appearance spec. should be based on final visual inspection spec.



### [20-SOIC (JEDEC)]

Symbol	Dim	ension in Ind	ches	Dii	nm	
Зуппоот	Min.		Max.	Min.	Nom.	Max.
Α	-	-	0.106	-	-	2.7
A,	0.004	-	-	0.1	-	-
b	0.013	0.016	0.020	0.324	0.4	0.51
E	0.264	0.295	0.324	6.71	7.5	8.23
H <sub>D</sub>	0.495	0.504	0.512	12.57	12.8	13
H <sub>F</sub>	0.394	0.406	0.419	10.0	10.3	10.643
L	0.016	-	0.052	0.406	-	1.32
a	0°	,	8°	0°	,	8°
е		0.050 BSC			1.27 BSC	


#### Notes:

- 1. Dimension D & E include mold mismatch and are determined at the mold parting line
- 2. General appearance spec. should be based on final visual inspection spec.



# 10. Package Dimensions: 24-SOIC





### [24-SOIC]

Symbol	Dim	ension in Ind	ches	Dir	mension in n	nm
Syllibol	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	0.094	0.098	0.102	2.40	2.50	2.60
A <sub>1</sub>	0.004	0.008	0.012	0.10	0.20	0.30
b	0.014	0.017	0.019	0.36	0.42	0.49
D	-	0.550	-	-	13.97	-
E	0.291	0.295	0.299	7.40	7.50	7.60
H <sub>D</sub>	0.598	0.606	0.614	15.20	15.40	15.60
H <sub>E</sub>	0.398	0.406	0.413	10.10	10.30	10.50
L	0.004	0.010	0.016	0.10	0.25	0.40
a	0°	,	8°	0°	,	8°
е		0.050 BSC			1.27 BSC	


#### Notes:


- 1. Dimension D & E include mold mismatch and are determined at the mold parting line.
- 2. General appearance spec. should be based on final visual inspection spec.




# 10. Package Dimensions : 8-SPDIP/SOIC











### [8-SPDIP]


Symbol	Dim	ension in Ind	ches	Dii	mension in n	nm
Syllibol	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	,	0.155	,	-	3.93	-
$A_1$	0.015	,	,	0.380	,	-
A <sub>2</sub>	,	0.140	,	-	3.55	-
В	0.015	0.019	0.022	0.38	0.47	0.56
B <sub>1</sub>	0.050	0.057	0.065	1.27	1.46	1.65
С	0.008	0.011	0.014	0.20	0.28	0.36
D	0.367	0.377	0.387	9.33	9.58	9.83
E	-	0.299	-	-	7.60	-
E <sub>1</sub>	0.240	0.250	0.260	6.10	6.35	6.60
e <sub>1</sub>	-	0.100	-	-	2.54	-
L	0.120	0.130	0.140	3.05	3.30	3.55
a	0°	,	15°	0°	,	15°
e <sub>A</sub>	0.330	0.350	0.370	8.382	8.89	9.398

#### Notes:

- 1. Dimension D Max. & S include mold flash or tie bar Burns.
- 2. Dimension E, dose not include interlead flash.
- 3. Dimension D  $\stackrel{\&}{\bf k}$  E  $_{\! 1}$  include mold mismatch and are determined at the mold parting line.
- 4. Dimension B<sub>1</sub> does not include dambar protrusion/intrusion.
- 5. General appearance spec. should be based on final visual inspection spec.







### [8-SOIC]

Symbol	Dim	ension in Ind	ches	Dir	mension in n	nm
Зуппоот	Min.		Max.	Min.	Nom.	Max.
Α	0.068	0.072	0.075	1.73	1.82	1.90
A <sub>1</sub>	0.004	0.007	0.010	0.10	0.18	0.26
b	0.012	0.016	0.020	0.31	0.41	0.51
D	-	0.150	,	,	3.81	-
E	0.146	0.154	0.161	3.70	3.90	4.10
H <sub>D</sub>	0.185	0.193	0.201	4.70	4.90	5.10
H <sub>E</sub>	0.224	0.236	0.248	5.70	6.00	6.30
L	0.017	0.026	0.035	0.42	0.65	0.88
a	0°	-	8°	0°	-	8°
е		0.050 BSC			1.27 BSC	


#### Notes:

- 1. Dimension D & E include mold mismatch and are determined at the mold parting line.
- 2. General appearance spec. should be based on final visual inspection spec.



### **Preliminary**

### 11. Product Numbering System





### 12. Supporting tools

### **Code Generation Tools MDS** (Microprocessor Development System) Assembler & Linker for DOS & Windows ◆ In-Circuit Debugger ♦ Easy-to-Use GUI **User-Friendly** Development **Environment ROM Writer Application System** Optional Parallel/Serial Program On-board Implemented Various **Application** ◆ World Wide Programmable in Anywhere Various Sample Test Program



### **Preliminary**

# **Appendix A: Instruction Set (1/19)**

### Abbreviations and Symbols

Symbol	Description	Symbol	Description
PC	The program counter.	(PC)	The contents of PC.
Α	The accumulator register (ACC).	(A)	The contents of ACC.
С	The carry flag.	(C)	The contents of C.
SP	The stack pointer register. Concatenation of SPH and SPL.	M[SP]	The contents of RAM addressed by SP.
(DP)	The contents of DPTR.	(SP)	The contents of SP.
DP	The data pointer register (DPTR). Concatenation of DPH and DPL.	M[DP]	The contents of RAM addressed by DPTR.
Н	The high nibble of the data pointer (DPH).	(H)	The contents of DPH.
L	The low nibble of the data pointer (DPL).	(L)	The contents of DPL.
F[L]	The contents of indirect function flag (IFF) addressed by DPL.	rel	8-bit signed displacement value for relative branch (-128 $\leq$ rel $\leq$ 127).
#data	4-bit data operand	addr	12-bit absolute branch address.
dir	4-bit direct address of SFRs $(0 \le dir \le 15)$	R[dir]	The contents of SFR or read value of ports.
bit	2-bit pointer of the bit in data memory addressed by DPTR (0 $\leq$ bit $\leq$ 3).	M[DP].bit	The value of memory bit which is addressed by DPTR and bit.
@	Prefix for indirect address	Pm.n	Value of bit n of I/O port m.
$\leq$	Less than or equal to	•	Value of PC for current instruction.
<b>←</b>	Transfer	$\leftrightarrow$	Exchange
=	Equal to	#	Not equal to
>	Greater than	<	Less than
+	Addition	_	Subtraction
&	Bitwise logical AND		Bitwise logical OR
^	Bitwise logical Exclusive-OR	~	Bitwise logical complement
{b,b}	Concatenation of bits		



# **Appendix A: Instruction Set (2/19)**



### OPCODE Map

H	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	NOP	SETB C	PUSH A	POP A	INC DPTR	DEC DPTR	INC @DP	DEC @DP	ADD A, @DP	ADDC A, @DP	CPL A	SUB A, @DP	ANL A, @DP	ORL A, @DP	XRL A, @DP	RRC A
1										DEC A						
2	MOV L, #data															
3	MOV H,	#data														
4	MOVI @	DP, #dat	a													
5	CLR A	MOV A,	#data													
6	MOV dir	·, A														
7	MOV A,	dir														
8	MOV A, @DP	XCH A, @DP	MOV L, @DP	MOV @DP, A	MOVI @DP, A	MOV D @DP, A	CLR @L	SETB @L	CLR bit				SETB bi	t		
9	RET	DJNZ A, rel	CJNE A,@D P, rel	CJLE A,@D P, rel			JNC rel	JC rel	JNB bit,	, rel			JB bit, r	el		
Α	CJNE L,	#data, re	ı													
В	CJNE @	DP, #data	ı, rel													
С	CJNE A,	#data, re	el													
D	CJNE A,	dir, rel														
E	JMP add	dr														
F	CALL ad	ldr														



### **Appendix A: Instruction Set (3/19)**



### ADD A, #data

Binary Code 0001 dddd

Description Adds the 4-bit data to the Accumulator.

The result is stored in Accumulator.

When adding unsigned integers, the carry flag

indicates an overflow.

Operation (A)  $\leftarrow$  (A) + #data

Carry Flag Set if a carry occurred, cleared otherwise.

Bytes 1

Cycles 1

Example CLR A ; Clear ACC

ADD A, #2 ; Add 2 to ACC. ACC contains 2.

#### ADD A, @DP

Binary Code 0000 1000

Description Adds the contents of indirect data memory to

the Accumulator. The result is stored in Accumulator. When adding unsigned integers,

the carry flag indicates an overflow.

Operation (A)  $\leftarrow$  (A) + M[DP]

Carry Flag Set if a carry occurred, cleared otherwise.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 2

MOV A, #8 ; Set ACC as 8.

ADD A, @DP ; The result, 10 is stored in ACC.

### ADDC A, @DP

Binary Code 0000 1001

Description Simultaneously adds the contents of indirect

data memory, the carry flag and the Accumulator. The result is stored in

Accumulator.

When adding unsigned integers, the carry flag

indicates an overflow.

Operation (A)  $\leftarrow$  (A) + M[DP] + (C)

Carry Flag Set if a carry occurred, cleared otherwise.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 2 and C is 1.

MOV A, #8; Set ACC as 8.

ADDC A, @DP; The result, 11 is stored in ACC.



### **Appendix A: Instruction Set (4/19)**

### **Preliminary**

### ANL A, @DP

Binary Code 0000 1100

Description ANL performs the bitwise logical-AND operation

between the indirect data memory and ACC.

The result is stored in Accumulator.

Operation (A)  $\leftarrow$  (A) & M[DP]

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 2

MOV A, #0xA ; Set ACC as 10.

ANL A, @DP ; The result, 2 is stored in ACC.

### **CALL** addr

Binary Code 1111 aaaa aaaa aaaa

Description Unconditionally calls a subroutine located at the

indicated 12-bit address. The instruction increments the PC twice to obtain the address of the following instruction, then push the result onto the stack (low-order nibble first). The stack pointer is incremented three times.

The destination address is obtained by concatenating four low-order bits of the opcode byte and the second byte of the

instruction.

Operation (PC)  $\leftarrow$  (PC) + 2

 $(SP) \leftarrow (SP) + 1$ 

 $M[SP] \leftarrow (PC_{3-0})$ 

 $(SP) \leftarrow (SP) + 1$ 

 $M[SP] \leftarrow (PC_{7-4})$ 

 $(SP) \leftarrow (SP) + 1$ 

 $\mathsf{M}[\mathsf{SP}] \leftarrow (\mathsf{PC}_{11\text{-8}})$ 

 $(PC) \leftarrow addr$ 

Carry Flag Not affected.

Bytes 2

Cycles 2

Example CALL SUBR; Call subroutine located

; at the label SUBR.



### **Appendix A: Instruction Set (5/19)**

### **Preliminary**

#### CJLE A, @DP, rel

Binary Code 1001 0011 rrrr rrrr

Description Compares the contents of ACC and the indirect memory, and branches if the value in ACC is

less than or equal to that in memory.

The branch destination is computed by adding the signed relative-displacement in the

second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.

The carry flag is set if the contents are equal.

Operation (PC)  $\leftarrow$  (PC) + 2

IF (A)  $\leq$  M[DP] THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF (A) = M[DP] THEN (C)  $\leftarrow$  1 ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Assumes M[DP] contains 11, ACC 5.

CJLE A, @DP, CMP\_LE; Branches to CMP\_LE

..... ; IF (A) > M[DP]

CMP\_LE: JC CMP\_EQ ;

.....; IF (A) < M[DP]

CMP\_EQ: ..... ; IF (A) = M[DP]

### CJNE @DP, #data, rel

Binary Code 1011 dddd rrrr rrrr

Description

Compares the contents of the indirect memory and data in four low-order bits of opcode, and branches if their values are not equal.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of indirect memory is not affected.

The carry flag is set if the unsigned integer value of M[DP] is less than the unsigned integer value of the data; otherwise, the carry is cleared.

Operation  $(PC) \leftarrow (PC) + 2$ 

IF M[DP]  $\neq$  #data THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF M[DP] < #data THEN (C)  $\leftarrow$  1 ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Assumes M[DP] contains 2.

CJNE @DP, #8, CMP\_NE; Branches to CMP\_NE

.....; IF M[DP] = 8

CMP\_NE: JC CMP\_LT ; Branches to CMP\_LT

.....; IF M[DP] > 8

 $\mathsf{CMP\_LT:} \qquad \qquad \mathsf{;} \ \mathsf{IF} \ \mathsf{M[DP]} < 8$ 



### **Preliminary**

### **Appendix A: Instruction Set (6/19)**

### CJNE A, #data, rel

Binary Code

1100 dddd

rrrr rrrr

Description

Compares the contents of Accumulator and data in four low-order bits of opcode, and branches if their values are not equal.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of ACC is not affected.

The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of the data; otherwise, the carry is cleared.

is cleared

Operation (PC)  $\leftarrow$  (PC) + 2

IF (A)  $\neq$  #data THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag  $\,$  IF (A) < #data THEN (C)  $\leftarrow$  1

ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Assumes ACC contains 11.

CJNE A, #8, CMP\_NE; Branches to CMP\_NE

.....; IF (A) = 8

CMP\_NE: JC CMP\_LT ; Branch is not taken.

.... ; IF (A) > 8

CMP\_LT: ..... ; IF (A) < 8

#### CJNE A, @DP, rel

Binary Code

1001

0010

rrrr rrrr

Description

Compares the contents of ACC and the indirect memory, and branches if their values are not equal.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.

The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of M[DP]; otherwise, the carry is

cleared.

Operation (PC)  $\leftarrow$  (PC) + 2

IF (A)  $\neq$  M[DP] THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF (A) < M[DP] THEN (C)  $\leftarrow$  1 ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Assumes M[DP] and ACC contain 15.

CJNE A, @DP, CMP\_NE; Branch is not taken.

..... ; IF (A) = M[DP]

CMP\_NE: JNC CMP\_GT ; IF (A)  $\neq$  M[DP]



### **Appendix A: Instruction Set (7/19)**

### **Preliminary**

### CJNE A, dir, rel

Binary Code 1101 dddd rrrr rrrr

Description Compares the contents of ACC and that of SFR addressed by four low-order bits of opcode, and

branches if their values are not equal.

The branch destination is computed by adding the signed relative-displacement in the

second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.

The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of the SFR; otherwise, the carry is cleared.

Operation (PC)  $\leftarrow$  (PC) + 2

IF (A)  $\neq$  R[dir] THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF (A) < R[dir] THEN (C)  $\leftarrow$  1 ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Wait until P0 (Port 0) is 0xE.

MOV A, #0xE

CJNE A, P0, . ; Self looping with "."

#### CJNE L, #data, rel

Binary Code 1010 dddd rrrr rrrr

Description Compares the contents of DPL and data in four low-order bits of opcode, and branches if their

values are not equal.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of DPL is not affected. The carry flag is set if the unsigned integer value of DPL is less than the unsigned

integer value of the data; otherwise, the carry

is cleared.

Operation (PC)  $\leftarrow$  (PC) + 2

IF (L)  $\neq$  #data THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF (L) < #data THEN (C)  $\leftarrow$  1 ELSE (C)  $\leftarrow$  0.

Bytes 2

Cycles 2

Example ; Looping with DPL

MOV L, #9 ; (L)  $\leftarrow$  9

LOOP\_L: ; Operations in loop

..... ; Operations in loop DEC DPTR ;  $(DP) \leftarrow (DP) - 1$ 

CJNE L, #0, LOOP\_L ; Repeat until (L) is 0.

### Appendix A: Instruction Set (8/19)



#### CLR @L

Binary Code 1000 0110

Description Clears the indirect function flag

addressed by DPL.

Operation  $F[L] \leftarrow 0$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes P2 contains 0xF.

 $\begin{array}{lll} \text{MOV L, } \#1 & ; \text{ (L)} \leftarrow 1 \\ \text{CLR @L} & ; \text{P2.1} \leftarrow 0 \\ \text{MOV A, } \#0\text{xD} & ; \text{ (A)} \leftarrow 13 \end{array}$ 

CJNE A, P2, ERROR ; Check if P2.1 is 0.

#### **CLR A**

Binary Code 0101 0000

Description Clears the accumulator.

This is an abbreviation of MOV A, #0.

Operation (A)  $\leftarrow$  0

Carry Flag Not affected.

Bytes 1

Cycles 1

Example CLR A

### **CLR C**

Binary Code 0001 0000

Description Clears the carry flag.

This is the same as "ADD A, #0".

Operation  $(A) \leftarrow (A) + 0$ 

Carry Flag (C)  $\leftarrow$  0

Bytes :

Cycles 1

Example CLR C

#### **CLR** bit

Binary Code 1000 10bb

Description Clears a bit in data memory addressed by

DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode.

Operation M[DP].bit  $\leftarrow 0$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 7.

CLR 2 ; M[DP].2  $\leftarrow$  0 CJNE @DP, #3, ERROR ; Check result

### **Appendix A: Instruction Set (9/19)**



### CPL A

Binary Code 0000 1010

Description Complements the contents of ACC.

Operation (A)  $\leftarrow \sim$  (A)

Carry Flag Not affected.

Bytes 1

Cycles 1

Example MOV A, P0 ; (A)  $\leftarrow$  P0

CPL A ; ACC contains 1's

; complement of P0

### DEC @DP

Binary Code 0000 0111

Description Decrements the value of data memory

addressed indirectly by DPTR.

Operation  $M[DP] \leftarrow M[DP] - 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example DEC @DP

### **DEC A**

Binary Code 0001 1111

Description Decrements the contents of ACC.

This is the same as "ADD A, #15".

Carry is cleared when the borrow occurs;

otherwise, carry is set.

Operation (A)  $\leftarrow$  (A) + 15

Carry Flag IF (A) = 0 THEN C  $\leftarrow$  0

ELSE  $C \leftarrow 1$ .

Bytes 1

Cycles 1

Example DEC A

#### **DEC DPTR**

Binary Code 0000 0101

Description Decrements the data pointer.

Operation (DP)  $\leftarrow$  (DP) - 1

Carry Flag Not affected.

Bytes 1

Cycles :

Example ; Assumes DPTR contains 0.

DEC DPTR ; By underflow, all bits

; of DPH and DPL are set.

DEC DP ; This is also valid.

### **Appendix A: Instruction Set (10/19)**

### **DJNZ A, rel**

Binary Code 1001 0001 rrrr rrrr

Description Decrements the contents of ACC, and branches if the result is not zero.

The branch destination is computed by adding

the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next

instruction.

Carry is cleared when the borrow occurs;

otherwise, carry is set.

Operation (PC)  $\leftarrow$  (PC) + 2

 $(A) \leftarrow (A) - 1$ 

IF (A)  $\neq$  0 THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag IF (A) = 0 THEN (C)  $\leftarrow$  0

ELSE (C) ← 1.

Bytes 2

Cycles 2

Example MOV A, @DP

DJNZ A, ACC\_NZ

.....

ACC\_NZ: JNC ACC\_ZERO

.....

#### INC @DP

Binary Code 0000 0110

Description 
Increments the value of data memory

addressed indirectly by DPTR.

Operation  $M[DP] \leftarrow M[DP] + 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example INC @DP

### **INC A**

Binary Code 0001 0001

Description Increments the contents of ACC.

This is the same as "ADD A, #1".

Carry is set when the overflow occurs;

otherwise, carry is cleared.

Operation (A)  $\leftarrow$  (A) + 1

Carry Flag IF (A) = 15 THEN C  $\leftarrow$  1

ELSE  $C \leftarrow 0$ .

Bytes 1

Cycles 1

Example INC A



### **Appendix A: Instruction Set (11/19)**



#### **INC DPTR**

Binary Code 0000 0100

Description Increments the data pointer.

Operation (DP)  $\leftarrow$  (DP) + 1

Carry Flag Not affected.

Bytes 1 Cycles 1

Example ; Assumes all bits of DPTR is 1.

INC DPTR ; By roll over, all bits

; of DPH and DPL are cleared.

INC DP ; This is also valid.

### JB bit, rel

Binary Code 1001 11bb rrrr rrrr

Description Branches if the bit in data memory is 1. The

address is given by DPTR and bit position is given by two least significant bits of opcode .

The branch destination is computed by adding

the signed relative-displacement in the

second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not

affected.

Operation (PC)  $\leftarrow$  (PC) + 2

IF M[DP].bit = 1 THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JB 0, L\_BIT\_SET

.....; IF M[DP].0 = 0

L\_BIT\_SET: ..... ; IF M[DP].0 = 1

### **Appendix A: Instruction Set (12/19)**



#### JC rel

Binary Code 1001 0111 rrrr rrrr

Description Branches if the carry flag is 1.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next

instruction.

Operation (PC)  $\leftarrow$  (PC) + 2

IF (C) = 1 THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JC L\_C\_SET

.....; IF (C) = 0

L C SET: ..... ; IF (C) = 1

#### JMP addr

Binary Code 1110 aaaa aaaa aaaa

Description Transfers program execution to the indicated

12-bit address.

The destination address is obtained by concatenating the four low-order bits of the opcode byte and the second byte of the

instruction.

Operation (PC) ← addr

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JMP LABEL; Jumps to LABEL.

.....

JMP . ; Infinite loop



### **Appendix A: Instruction Set (13/19)**

### JNB bit, rel

Binary Code 1001 10bb rrrr rrrr

Description Branches if the bit in data memory is 0.

The address of memory is given by DPTR and bit position is given by two least significant bits of opcode .

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not affected.

Operation (PC)  $\leftarrow$  (PC) + 2

IF M[DP].bit = 0 THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JNB 3, L\_BIT\_ZERO

.....; IF M[DP].3 = 1

 $L_BIT_ZERO:$  ; IF M[DP].3 = 0

#### JNC rel

Binary Code 1001 0110 rrrr rrrr

Description Branches if the carry flag is 0.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next

instruction.

Operation  $(PC) \leftarrow (PC) + 2$ 

IF (C) = 0 THEN (PC)  $\leftarrow$  (PC) + rel

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JNC L\_C\_ZERO

.....; IF (C) = 1

 $L_C_ZERO:$  ; IF (C) = 0

### **Preliminary**

# Appendix A: Instruction Set (14/19)

MOV @DP, A		MOV A, @DP	
Binary Code	1000 0011	Binary Code	1000 0000
Description	The contents of ACC is copied to data memory whose address is given by DPTR.	Description	Copies the contents of data memory to ACC. The address of memory is given by DPTR.
Operation	$M[DP] \leftarrow (A)$	Operation	$(A) \leftarrow M[DP]$
Carry Flag	Not affected.	Carry Flag	Not affected.
Bytes	1	Bytes	1
Cycles	1	Cycles	1
Example	MOV H, #2 ; (H) $\leftarrow$ 2 MOV L, #14 ; (L) $\leftarrow$ 14 MOV @DP, A	Example	MOV H, #1 ; (H) $\leftarrow$ 1 MOV L, #0 ; (L) $\leftarrow$ 0 MOV A, @DP
MOV A, #data		MOV A, dir	
Binary Code	0101 dddd	Binary Code	0111 dddd
Description	Sets ACC with the data given in four low-order bits of opcode.	Description	The contents of SFR is copied to ACC.  The address of SFR is given by four low-order
	iii real ierr erael erael er epecael		
Operation	(A) ← #data		bits of opcode.
Operation Carry Flag	(A) ← #data Not affected.	Operation	
Carry Flag	Not affected.	Operation Carry Flag	bits of opcode.
Carry Flag Bytes	Not affected. 1	·	bits of opcode.  (A) ← R[dir]
Carry Flag Bytes Cycles	Not affected.  1 1	Carry Flag	bits of opcode.  (A) ← R[dir]  Not affected.
Carry Flag Bytes	Not affected. 1	Carry Flag Bytes	bits of opcode.  (A) ← R[dir]  Not affected.  1  1  MOV A, P0; Read Port-0 into ACC.
Carry Flag Bytes Cycles	Not affected. 1  1  MOV A, #-1 ; (A) $\leftarrow$ 15	Carry Flag Bytes Cycles	bits of opcode.  (A) ← R[dir]  Not affected.  1

# Appendix A: Instruction Set (15/19)



MOV H, #data		MOV L, @DP	
Binary Code Description  Operation Carry Flag Bytes Cycles Example	O011 dddd  Sets DPH with the data given in four low-order bits of opcode.  (H) ← #data  Not affected.  1  1  MOV H, #1 ; (H) ← 1	Binary Code Description  Operation Carry Flag Bytes Cycles Example	Copies the contents of data memory to DPL. The address of memory is given by DPTR.  (L) ← M[DP]  Not affected.  1  MOV H, #0  MOV L, #3  MOV L, @DP; L is changed to M[DP]
MOV L, #data  Binary Code  Description	0010 dddd  Sets DPL with the data given in four low-order bits of opcode.	MOV dir, A  Binary Code  Description	O110 dddd  The contents of ACC is copied to SFR.  The address of SFR is given by four low-order bits of opcode.
Operation Carry Flag Bytes Cycles Example	(L) ← #data  Not affected.  1  1  MOV L, #5 ; (L) ← 5	Operation Carry Flag Bytes Cycles Example	R[dir] ← (A)  Not affected.  1  1  MOV P0, A ; Output ACC to Port-0.  MOV H, A ; Move ACC to DPH.  MOV DPH, A ; Move ACC to DPH.  MOV SPL, A ; Move ACC to SPL.

### **Appendix A: Instruction Set (16/19)**



### MOVD @DP, A

Binary Code 1000 0101

Description The contents of ACC is copied to data memory

whose address is given by DPTR. After that the

data pointer is decremented.

Operation  $M[DP] \leftarrow (A)$ 

 $(DP) \leftarrow (DP) - 1$ 

Carry Flag Not affected.

Bytes :

Cycles 1

Example MOVD @DP, A

### MOVI @DP, A

Binary Code 1000 0100

Description The contents of ACC is copied to data memory

whose address is given by DPTR. After that the

data pointer is incremented.

Operation  $M[DP] \leftarrow (A)$ 

 $(DP) \leftarrow (DP) + 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example MOVI @DP, A

#### MOVI @DP, #data

Binary Code 0100 dddd

Description Set data memory whose address is given by

DPTR with the data given in four low-order bits

of opcode. After that the data pointer is

incremented.

Operation  $M[DP] \leftarrow \#data$ 

 $(DP) \leftarrow (DP) + 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Simple look-up of constant values

MOV L, #0 ; Pointer to store MOV H, #1 ; look-up values

CALL TABLE

.....

TABLE: MOVI @DP, #0xC

MOVI @DP, #0x0 MOVI @DP, #0x0 MOVI @DP, #0x1

RET

# **Appendix A: Instruction Set (17/19)**



NOP		ORL A, @DP	
Binary Code	0000 0000	Binary Code	0000 1101
Description	No operation.  Just fetches the next instruction.	Description	ORL performs the bitwise logical-OR operation between the indirect data memory and ACC.
Operation	(PC) ← (PC) + 1		The result is stored in Accumulator.
Carry Flag	Not affected.	Operation	(A) ← (A)   M[DP]
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	NOP	Cycles	1
POP A		Example	; Assumes M[DP] contains 1
Binary Code	0000 0011		MOV A, #0xA ; Set ACC as 10. ORL A, @DP ; The result, 11 is stored in ACC.
Description	The contents of stack top is moved to ACC.	PUSH A	
·	After that the stack pointer is decremented by 1.	Binary Code	0000 0010
Operation	(A) ← M[SP] (SP) ← (SP) - 1	Description	The stack pointer is incremented by 1. Then the contents of ACC is copied to the stack.
Carry Flag	Not affected.	Operation	(SP) ← (SP) + 1 M[SP] ← (A)
Bytes	1	Carny Flag	Not affected.
Cycles	1	Carry Flag	
Example	; Looping with variable stored in stack	Bytes	1
	MOV A, #7 ; Set loop count	Cycles	
LOOP_BGN:	PUSH A ; Store loop index in stack ; Operations in loop	Example	PUSH A ; Store ACC in stack  MOV A, #0xE ; Assign ACC for port output
	POP A ; Restore loop index		MOV P2, A ; Drive Port 2
	DJNZ A, LOOP_BGN; Iteration		POP A ; Restore ACC from stack

### **Appendix A: Instruction Set (18/19)**



#### **RET**

Binary Code 1001 0000

Description Returns from subroutine.

The stack pointer is decremented three times.

Operation  $(PC_{11-8}) \leftarrow M[SP]$ 

 $(SP) \leftarrow (SP) - 1$ 

 $(PC_{7-4}) \leftarrow M[SP]$ 

 $(SP) \leftarrow (SP) - 1$  $(PC_{3-0}) \leftarrow M[SP]$ 

(SP) ← (SP) - 1

Carry Flag Not affected.

Bytes 1

Cycles 2

Example RET

### **SETB C**

Binary Code 0000 0001

Description Sets the carry flag.

Operation

Carry Flag (C)  $\leftarrow 1$ 

Bytes 1

Cycles 1

Example SETB C

#### RRC A

Binary Code 0000 1111

Description Rotates right the contents of ACC with the carry

flag.

Operation (A)  $\leftarrow$  {(C), (A<sub>3-1</sub>)}

Carry Flag (C)  $\leftarrow$  (A<sub>0</sub>)

Bytes 1

Cycles 1

Example RRC A

JC A0\_HIGH ; IF  $A_0 = 1$  Branches

### SETB@L

Binary Code 1000 0111

Description Sets the indirect function flag

addressed by DPL.

Operation  $F[L] \leftarrow 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes P2 contains 0.

MOV L, #1 ; (L)  $\leftarrow$  1 SETB @L ; P2.1  $\leftarrow$  1

MOV A, #2 ; (A) ← 2

CJNE A, P2, . ; Wait until P2.1 is 1.

### **Appendix A: Instruction Set (19/19)**



### SETB bit

Binary Code 1000 11bb

Description Sets a bit in data memory indirectly addressed

by DPTR. The bit position is obtained at the

least significant two bits of opcode.

Operation M[DP].bit  $\leftarrow 1$ 

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 5.

SETB 2 ; M[DP].2  $\leftarrow$  1

CJNE @DP, #7, ERROR ; Check result

### SUB A, @DP

Binary Code 0000 1011

Description Subtracts the contents of indirect data memory

from the Accumulator. The result is stored in Accumulator. The carry flag is cleared if the unsigned value of ACC is less than unsigned

value of M[DP]; otherwise, C is set.

Operation (A)  $\leftarrow$  (A) - M[DP]

Carry Flag If (A) < M[DP] THEN (C)  $\leftarrow$  0

ELSE (C)  $\leftarrow$  1.

Bytes 1

Cycles 1

Example SUB A, @DP

#### XCH A, @DP

Binary Code 1000 0001

Description Exchanges the contents of ACC and that of

data memory addressed by DPTR.

Operation (A)  $\leftrightarrow$  M[DP]

Carry Flag Not affected.

Bytes 1

Cycles 1

Example XCH A, @DP

### XRL A, @DP

Binary Code 0000 1110

Description XRL performs the bitwise logical Exclusive-OR

operation between the indirect data memory and ACC. The result is stored in Accumulator.

Operation (A)  $\leftarrow$  (A)  $^{\land}$  M[DP]

Carry Flag Not affected.

Bytes 1

Cycles 1

Example ; Assumes M[DP] contains 2


MOV A, #0xA ; Set ACC as 10.

XRL A, @DP ; The result, 8 is stored in ACC.

### **Appendix B: SFR Description [00h ~ 07h] (1/3)**



### [How to Read a SFR Descriptions]



### Po (00h): Port 0 Output Register

P0.3	P0.2	P0.1	P0.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

### P4 (01h): Port 4 Output Register

P4.3	P4.2	P4.1	P4.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

### **DPL** (02h): The Low Nibble of Data Pointer (DPTR)

DPL.3	DPL.2	DPL.1	DPL.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

### **DPH** (03h) : The High Nibble of Data Pointer (DPTR)

-	-	DPH.1	DPH.0
		R/W(0)	R/W(0)

### ■ P1 (04h): Port 1 Output Register

P1.3	P1.2	P1.1	P1.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

### ■ REMC (05h) : The REM Output Control Register

REME	PG2	PG1	PG0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ PG[2:0] : Carrier frequency selection.

◆ REME : REM output enable.

### ■ SPL (06h): The Low Nibble of Stack Pointer (SP)

SP.3	SP.2	SP.1	SP.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

- ◆ Indicate where stack will start.
- ◆ Increment by PUSH and decrement by POP.

### ■ SPH (07h): The High Nibble of Stack Pointer (SP)

-	=	SPh.1	SPh.0
		R/W(0)	R/W(1)



### Appendix B: SFR Description [08h ~ 0Dh] (2/3)



### P2 (08h): Port 2 Output Register

P2.3	P2.2	P2.1	P2.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

#### ■ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ RGS[1:0] : Select IAP region.

[0,0]: EEP0 (0x1C0  $\sim$  0x1FF) [0,1]: EEP1 (0x3C0  $\sim$  0x3FF) [1,0]: INFO (0x0  $\sim$  0x7)

[1,1] : Reserved

◆ OPS[1:0] : Select IAP function.

[0,0]: N0 operation [0,1]: Byte read [1,0]: Byte erase [1,1]: Byte write

### ■ GDL (0Ah): The Low Nibble of General Purpose Data Register

GDL.3	GDL.2	GDL.1	GDL.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

### ■ GDH (0Bh): The High Nibble of General Purpose Data Register

GDH.3	GDH.2	GDH.1	GDH.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

#### ■ P3 (0Ch): Port 3 Output Register

P3.3	P3.2	P3.1	P3.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

### ■ CKCFG (0Dh): The Clock Configuration Register

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- ◆ XT/RG : System clock source selection.
  - 0 : Internal Ring oscillator is selected as system clock. External clock oscillator is disabled.
  - 1 : External clock oscillator is selected as system clock. Internal Ring oscillator is disabled. Do not set this bit for 8-pin devices.
- ◆ DIV[2:0] : System clock divider selection.

[0,0,0]: F<sub>OSC</sub> [0.0,1]: F<sub>OSC</sub>/2 [0.1,0]: F<sub>OSC</sub>/4 [0.1,1]: F<sub>OSC</sub>/8 [1,0,0]: F<sub>OSC</sub>/16 [1.0,1]: F<sub>OSC</sub>/32 [1.1,0]: F<sub>OSC</sub>/64 [1.1,1]: -



### ■ IOCFG (0Eh): I/O Port Configuration Register

IOMAP1	IOMAP0	P2OEN	IOXEN
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ IOXEN : Enable XI and XO as I/O ports.

0: XI and XO are used for clock input (Default).

1: XI and XO is used for PORT4[1:0]

◆ P2OEN : Configure P2 as push-pull output port.

◆ IOMAP [1:0] : Configure I/O ports mapping.

[0,0] : Default.

[0,1]: Optional 20-pin I/O port mapping [1,0]: Optional 24-pin I/O port mapping

[1,1]: Reserved

### LVCFG (0Fh): LVD Configuration Register

POR	Reserved	Reserved	Reserved
R/W(1)	R(X)	R/W(0)	R/W(0)

• Reserved: Do not set these bits for the future compatibility.

◆ POR : Power-on-reset flag.

User S/W may use this flag to distinguish cold reset and warm reset. User need to mask out the reserved bits by AND oprtation when referring to this bit.



### **Appendix C: Update History**



- V1.0
  - ✓ First Official Release
- ◆ V1.1
  - Modify Internal Ring Spec.
  - ✓ Add Internal Ring OSC. Slide
- ◆ V1.2
  - Modify Operating frequency
- ◆ V1.3
  - ✓ Added GC49C501RX devices.
  - Description for POR condition.
  - ✓ LVOFF flag is not supported any more.
- V1.4
  - Modify Internal Ring Spec.
  - ✓ Add E.S.D. Spec.
- ◆ V1.5
  - Enhanced description for 8-pin devices.
  - Optional power-fail reset is not supported any more.

- ◆ V1.6
  - ✓ Add 20-SOIC (JEDEC) Package
  - Modify Package Dimensions
  - Now POR block has no limitation for the power rising slope.

