

CLA60000 SERIES

CHANNELLESS CMOS GATE ARRAYS

(Supersedes December 1988 Edition)

This advanced family of gate arrays uses many innovative techniques to achieve 110K gates per chip - system clock speeds in excess of 70MHz are achievable. The combination of high speed, high gate complexity and low power operation places Plessey at the forefront of ASIC technology.

GENERAL DESCRIPTION

The CLA60000 gate array family is Plessey's fifth-generation CMOS gate array product. These arrays allow even higher integration densities at enhanced system clock rates as needed for many of today's system applications.

The largest gate array at 110K gates offers a tenfold increase in raw gates than channelled gate arrays. In addition, many new design features have been incorporated such as JTAG/BIST compliance, analog functionality, slew rate output control, and intermediate I/O buffering for fast data transfer through peripheral cells.

Also, the low-power characteristics of Plessey CMOS processing have been incorporated in these arrays, easing the thermal management problems associated with complex designs of 20,000 gates and above.

FEATURES

- Channelless arrays to 110,000 gates
- 1.4 micron dual layer metal silicon gate CMOS process
- Typical Gate Delays of 700ps (NAND2).
- Comprehensive cell library of microcells, macrocells, and paracells - including DSP functions and JTAG/BIST library.
- Power distribution optimised for maximum noise immunity
- Slew controlled outputs with up to 24mA drivers
- Very high latch-up immunity
- Fully supported by design software (PDS2) and popular workstations




Figure 1: CLA60000 Chip

uncommitted transistors is placed for optimum logic connection and surrounded by uncommitted peripheral I/O circuitry. The channelless array architecture is an important feature - the absence of discrete wiring channels increases flexibility and reduces track capacitance, allowing larger transistor sizes for faster logic switching.

The CLA60000 gate array design library has been developed to support basic logic functions, macro functions, and core memory functions (RAM and ROM) with high connectivity. Dual level metallisation for interconnection of cells helps to give compact logic structures and allows a high degree of freedom for the autolayout software.

The overall architecture of these gate arrays exploits many new and emerging developments in CAD tools. Increasing demands are now being made for design tools which are faster, easier to use, and more accurate. The Plessey Design System (PDS2) allows full control over all aspects of design including logic capture, simulation and chip layout.

3.23

PRODUCT RANGE

The CLA60000 product range is shown below. Actual gate utilisation can be typically 40-70% of the uncommitted gate count depending on circuit structure.

DEVICE	GATES	PADS (Including Power)		
CLA61XXX	2040	40		
CLA62XXX	5488	64		
CLA63XXX	10608	88		
CLA64XXX	19928	120		
CLA65XXX	35784	160		
CLA66XXX	55616	200		
CLA67XXX	80560	240		
CLA68XXX	110112	280		

CORE CELL ARRANGEMENT

A four transistor group (2 NMOS and 2 PMOS) forms the basic cell of the core array. This array element is repeated in a regular fashion over the complete core area to give a 'Full Field' (sea-of-gates) array. The unique design of the basic four transistor cell gives the Plessey arrays a major advantage over other gate arrays. The silicon layout has been configured so that the basic logic cells, flip-flops and large hierarchical cells can be interconnected easily with through-cell routing channels. It also ensures that an optimum overall data flow and control signal distribution scheme is possible.

et4U.com




Figure 2: Diagrammatic representation of Array Core Cell

Complete rows of array elements can be used as routing channels to conform to the earlier channelled Plessey arrays or, if desired, compact hierarchical logic blocks and localised routing areas can be defined like a cell based design layout. The array structure has been designed to be totally flexible in architecture with the distribution of logic blocks and routing channels being defined by the designer.

3.24

I/O BUFFER ARRANGEMENT

The I/O buffers are the interface to external circuitry and are therefore required to be robust and flexible. The inputs and outputs can withstand electro-static discharges, are not easily susceptible to latch-up (an inherent CMOS problem) and provide the designer with multiple interface options.




Figure 3: I/O Block

The CLA60000 I/O buffers contain all the components for static protection, input pull-up and pull down resistors, various output drive currents and input interface signals such as CMOS and TTL. In addition, the I/O buffer contains all the components for intermediate buffering stages including Schmitt triggers, TTL threshold detectors, tristate control, DataSheetslighalore-timing flip-flops and slew rate control for the output drivers. Some analog interface cells can also be implemented using the available components. I/O buffer locations can also be configured as supply pads (VDD and VSS).




Figure 4: Slew Control

Slew control of output drivers is a useful benefit where outputs are driving large capacitive loads such as busses. Noise transients caused by voltage coupling into peripheral power supplies can give switching problems, resulting in misoperation. The extent of this voltage disruption is dependent on the number of outputs switching, supply pad locations and the inductance of the chip bond wires/package leads. The CLA60000 family uses proprietary design techniques to reduce this phenomenon by offering output switching control (di/dt) as part of the intermediate buffers.

DataShe

www.DataSheet4U.com

POWER SUPPLY DISTRIBUTION

The power distribution scheme for the CLA60000 arrays is very flexible (shown in figure 5): three separate power rings are used, one for the internal core logic, one for the large output driver cells and one for the intermediate buffer regions. Each of the separate power rings isolate any noise generated by the low-impedance output drivers from the core logic and intermediate buffers. The power rings can be connected to separate pad locations or combined at a single Input or Ouput pad location. In addition, it is possible to isolate sections of the peripheral supply ring for the implementation of basic analog circuits.

The distribution of the supply rails across the core of the array can be automatically positioned for the interconnect of the base cells and hierarchical blocks. This allows greater design flexibility and provides additional signal routing channels. Supply interconnection is added during autolayout leaving unpopulated areas available for signal routing.

Low core power dissipation is very important for high complexity circuits (see section on Thermal Management).




Figure 5 Power Supply Organisation

et4U.com

PDS2 - THE PLESSEY ASIC DESIGN SYSTEM

PDS2 is Plessey's ASIC computer-aided design system. It provides a fully-integrated, technology independent VLSI design system for all Plessey SemiCustom CMOS and ECL products.

PDS2 allows the designer to perform all design activities from schematic entry, circuit debugging, fault grading, through to chip layout and generation of a test program for the production test of the finished ICs.

Logical design of CLA60000 is realised with the same software as is used for the CLA5000 and MVA5000 families of CMOS semicustom products. PDS2 runs on DEC VAX equipment (under VMS)* and comprises schematic entry, logic and fault simulation, extensive result examination facilities and advanced library and configuration management tools. Layout and routing is also supported on PDS2 along with full back annotation. Hierarchical logical design is possible up to 20 levels

Supplemented by a three day training course for first-time users, PDS2 may be used either at a Plessey Design Centre or under licence at the designer's premises.

DESIGN SUPPORT AND INTERFACES

Plessey Semiconductors offers a variety of design interfaces to customers. For each interface, Plessey requires a given set of information to be forwarded by the designer which is assessed at Design Reviews (1 to 4). At each stage, the design must be deemed to be acceptable by Plessey Project Engineers before commencing the next stage of work. Design Reviews may be held in the designer's premises or at a Plessey Design Centre.

Further information on PDS2 or the interfacing requirements to the Plessey technologies is available from any Plessey Sales Office or Design Centre.

DEC, VAX and VMS are trademarks of Digital Equipment Corporation, USA

3.25

DataShe

www.DataSheet4U.com

ataSheet4U.com

DESIGN INTERFACES

	DES	AT PLESSEY SIGN	PDS2 U	JSED BY CUS ON OWN	PLESSEY COMPLETE DESIGN		
	CEN	ITRE		PREMISES			WORKSTATION
OPTIONS	A	В	С	D	E	F	G
DESIGN REVIEW 1							
LOGICAL DESIGN	CUSTOMER	CUSTOMER	CUSTOMER	CUSTOMER	CUSTOMER	PLESSEY	CUSTOMER
DESIGN REVIEW 2							
PHYSICAL DESIGN	PLESSEY	CUSTOMER	PLESSEY	CUSTOMER	CUSTOMER (AT DESIGN CENTRE)	PLESSEY	PLESSEY
DESIGN REVIEW 3						l	
PROTOTYPE MANUFACTURING				PLESSEY			
PROTOTYPE EVALUATION				CUSTOMER			
DESIGN REVIEW 4							
PRODUCTION				PLESSEY			

Figure 6: Access Routes to Plessey Semicustom

Plessey operates a design audit procedure with four formal review meetings:

REVIEW 1: Checks that the required specification can be met by the CLA60000 gate array.

LOGICAL Conversion of the logic into hierarchical netlist. Circuit function is simulated for the eventual environmental conditions to be met by the chip, including definition of the test pattern and fault simulation.

REVIEW 2: Checks that logic simulation results are acceptable to both parties, and finalises objectives for physical design (package, pinout, etc).

PHYSICAL Package and pinout are defined. Cells are placed and routed within the array - using Plessey's interactive layout package. A final simulation is performed which takes account of real track loads.

REVIEW 3: Establishes that it is appropriate to proceed with chip manufacture by comparing all PDS2 results with customer's specifications.

PROTOTYPES:
Plessey manufactures four custom masks, develops a test program from the customer's simulation vectors, fabricates wafers and supplies 10 tested, packaged prototypes as standard. Additional prototypes may be supplied at extra cost.

REVIEW 4: Confirms that the customer has fully examined the prototype and approves the chip design for full-scale production.

The schematic entry and logical design work may be done by Plessey, or the customer may licence the PDS2 tools with Plessey providing training to enable the engineer to undertake this phase of development in house. Design rooms and equipment are also available for customer use at any Plessey design centres at attractive rental rates.

For the physical design phase, customers are encouraged to work with Plessey layout engineers to ensure the best possible final performance. This can be completed either at a Plessey design centre or at the customer's premises.

3.26

et4U.com

DataSheet4U.com www.DataSheet4U.com

DataShe

DESIGN THERMAL MANAGEMENT

As gate integration capacity improves with CMOS process geometry reduction, the ability of silicon to exceed the power capabilities of accepted packaging technology is a very real problem. SemiCustom designers now have the ability to design circuits of 50,000 gates and over, and chip power consumption is (or should be) a very important concern.

With complexities approaching 100K gates, the core power at gate level becomes increasingly more dominant. It becomes essential to offer ultra low power core logic to maintain an acceptable overall chip power budget (typically 1 Watt for standard surface mount packaging).

The consequences of higher power consumption are elevated chip temperatures and reductions in product reliability. This means relatively expensive special packaging has to be considered - larger package sizes, heatsinking, and more costly assembly methods.

Plessey CLA60000 arrays offer low power factors. At $5\mu W$ per gate per MHz gate power and $2\mu W$ per gate load, power is lower than most competitive arrays, with lower operating temperatures and higher inherent long term reliability.

CLA60000 POWER DISSIPATION CALCULATION

CLA60000 series power dissipation for any array can be estimated by following this example (calculated for the CLA68XXX).

Number of available gates Percent gates used	110112 40%	Dissipation/output buffers/MHz/pF (μ W) Output loading in pF	25 50
Number of used gates Number of gates switching	44045	Power/output buffer/MHz (mW)	1.25
each clock cycle (15%)	6607	•	
Power dissipation/gate/MHz (μW) (gate fanout typically 2 loads)	9		
Total core dissipation/MHz (mW)	59.5	Total output buffer dissipation/MHz (mW)	27.5
Number of available I/O pads	280	Total Power dissipation/MHz (mW)	87
Percent of I/O pads used as Outputs	40%	Total Power at 10MHz clock rate (W)	0.87
Number of I/O pads used as Outputs Number of output buffers switching	1D2taSheet4U.d	Total Power at 25MHz clock rate (W)	2.18
each clock cycle (20%)	22 l		

et4U.com

DataShe

1.4 MICRON CMOS PROCESS

The 1.4 micron CMOS process (Plessey process variant VJ) uses the latest manufacturing techniques at Plessey's Class 1, 6-inch fabrication facility at Plymouth, England. The process is a twin well, self aligned Oxide-isolated technology on an epitaxial substrate giving low defect density and high reliability.

Effective channel length is 1.1 micron. Usable gate packing density is 600 gates/sq.mm on two levels of metal. Devices show excellent radiation hardness, ESD, and stable performance characteristics ideal for all commercial, industrial, and military SemiCustom applications.

PARAME	TER	MIN	MAX	UNIT
Supply	Voltage	- 0.5	7.0	V
Input	Voltage	- 0.5	Vdd+0.5	V
Output	Voltage	- 0.5	Vdd+0.5	٧
Storage	Temperature);		
_	Ceramic	- 65	150	Deg.(
	Plastic	- 40	125	Deg.
	ntly damage		timum ratings me eristics and mag	

RECOMMEN	DED	OPERATING	LIMITS
PARAMETER	MIN	MAX	UNITS
Supply Voltage	3.0	6.0	V
Input Voltage	Vss	Vdd	V
Output Voltage	Vss	Vdd	V
Current per pad		100	m A
Operating Temperature	9 :		
Commercial Grade	0	70	Deg.C
Industrial Grade	-40	85	Deg.C
Military Grade	-55	125	Deg.C

3.27

www.DataSheet4U.com

AC CHARACTERISTICS FOR SELECTED CELLS

The CLA60000 technology library contains all the timing information for each cell in the design library. This information is accessible to the simulator, which calculates propagation delays for all signal paths in the circuit design. The PDS2 simulator can automatically derate timings according to the various factors such as:

Supply voltage variation (from nominal 5V)
Chip temperature
Processing tolerance - manufacturing spreads
Gate fanout - logic loading on gate outputs
Interconnection wiring - net loading on gate outputs

For initial assessments of feasibility, worst case estimations of path delays can be done in the following manner - using the Dynamic Characterisics table as a guide to the normal propagation delays at 25 Deg. C and 5V supply.

- * For temperature, Plessey Semiconductors has derived a derating multiplier (Kt) of +0.3% per Deg. C
- * For supply voltage derating, a factor of (Kv) -25% per volt of VDD change should be used.
- * For manufacturing variation (Kp), the tolerance is \pm 75%

The maximum variation on typical delays over the Commercial grade product will be at 4.5V and 70 Deg. C ambient temperature.

tpd (max) = Kp x Kv x Kt x tpd (typ) =1.75 x (1+(5.0 - 4.5) 0.25)x (1+(70-25) 0.003) x tpd(typ) =1.75 x 1.13 x 1.13 x tpd (typ) =2.23 x tpd (typ)

The minimum delay, at 5.5V and 0 Deg. C will be:

tpd (min) =0.57x (1-(5.5-5.0) x 0.25) x (1-(25-0)0.003) x tpd (typ) =0.57 x 0.87 x 0.93 x tpd (typ) =0.46 x tpd (typ)

A similar calculation may be done for any voltage and temperature relevant to the application. An additional "safety factor" of \pm 20% is usually applied for conservative design. For worst case military grade characteristics, the performance derating multiplier is 2.57 times (=1.75x1.13x1.30) the commercial typical.

Fanout is in gate load units.

	INTER	NAL CORE CELLS		Typical Propagation	Worst case Propagation Delay (nS)				
		MAE COME CELES	Delay (nS)	Com	mercial	Industrial			
					Fa	nout	Fanout		
Name	Cells	Description	Symbol	Fanout=2	2	4	2	1 4	
INV2	1	INVERTER DUAL DRIVE	tpLH	0.64	1.43	1.65	1.50	1.73	
			t pHL	0.39	0.87	1.05	0.91	1.10	
NAND2	1	2 - INPUT NAND GATE	tpLH	0.82	1.83	2.28	1.92	2.38	
			. Total	eet4U. com	1.50	1.99	1.57	2.08	
NOR 2	1	2 - INPUT NOR GATE	tpi.H	BE(40.50H)	2.48	3.24	2.60	3.40	
			tpHL.	0.58	1.30	1.66	1.36	1.74	
DF	4	MASTER SLAVE	tpLH	1.04	2.32	2.76	2.44	2.90	
		D - TYPE FLIP FLOP	t pHL	0.93	2.08	2.44	2.18	2.56	
DFRS	6	MASTER SLAVE D - TYPE	t pLH	1.19	2.66	3.11	2.79	3.25	
 -		WITH SET AND RESET	tpHL	1.12	2.51	3.00	2.62	3.13	

	INTE	RMEDIATE BUFFER CELLS	Typical Propagation Delay (nS)		t case Propa mercial		/ (nS) strial	
Name Cells Description				Fa	nout	Fanout		
	Cells	Description	Symbol	Fanout=2	2	4	2	4
IBGATE	-	LARGE 2 INPUT NAND GATE	tpLH	0.73	1.64	1.95	1.71	2.04
		+ 2 INPUT NOR	t pHL	0.62	1.39	1.75	1.45	1.83
IBDF	-	MASTER SLAVE D-TYPE	tpl H	1.04	2.32	2.77	2.44	2.90
		FLIP FLOP	tpHL	0.93	2.08	2.44	2.18	2.56
IBCMOS1	*	CMOS INPUT BUFFER	tpLH	1.11	2.48	2.88	2.60	3.02
		WITH 2 INPUT NAND GATE	tpHL	0.72	1.61	1.83	1.69	1.92

,	ОШ	PUT BUFFER CELLS (CMOS)	Typical Propagation Delay (nS)	Worst case Propagation Delay (nS) Commercial Industrial				
Name	Cells	Description	Symbol	Fanout=10pF	Far 10pF	iout 50pF	Fan 10pF	out 50pF
OP 3	-	STANDARD OUTPUT BUFFER	tpLH	1.26	2.83	9.99	2.95	10.43
			tpHL	0.92	2.06	5.65	2.16	5.90
OP 6	-	MEDIUM OUTPUT BUFFER	tplH	0.86	1.93	5.51	2.02	5.76
			tp∺L	0.70	1.57	3.36	1.64	3.51
OP 12	-	LARGE OUTPUT BUFFER	tpl.H	0.70	1.57	3.36	1.64	3.51
			tpHL	0.56	1.25	2.15	1.31	2.25

Note

Commercial Worst case is Industrial Worst case is Military worst case is 4.5V, 70 Deg.C operating, Worst Case processing4.5V, 85 Deg C operating, Worst Case processing4.5V, 125 Deg. C operating, Worst Case processing

et4U.com

DataShe

nataSheet/III.com

3.28

www.DataSheet4U.com

DC ELECTRICAL CHARACTERISTICS

All characteristics at Commercial Grade voltage and temperature (Note 1)

		 -				
			VALUE		ĺ	
CHARACTERISTIC	SYM	Min	Тур	Max	UNIT	CONDITIONS
LOW LEVEL INPUT VOLTAGE	VIL				v	
TTL Inputs (IBTTL1/IBTTL2) CMOS Inputs (IBCMOS1/IBCMOS2)				0.8 1.0		
HIGH LEVEL INPUT VOLTAGE	V IH				٧	
TTL Inputs (IBTTL1/IBTTL2) CMOS Inputs (IBCMOS1/IBCMOS2)		2.0 VDD - 1.0				
INPUT HYSTERESIS (IBST1) Rising Falling (IBST2) Rising Falling Falling	VT+ VT- VT+ VT-		2.75 1.92 2.20 1.35		٧	VIL to VIH VIH to VIL VIL to VIH VIH to VIL
INPUT CURRENT CMOS / TTL INPUTS Inputs with 1Kohm Resistors Inputs with 2Kohm Resistors Inputs with 4Kohm Resistors Inputs with 100Kohm Resistors Resistor values nominal - See note 2	IIN		±5 ±5 ±2.5 ±1.25 ±50		μΑ mA mA mA	VIN = VDO Or VSS VIN = VDO Or VSS
HIGH LEVEL OUTPUT VOLTAGE All outputs Smallest drive cell OP1 / OPOS1 Low drive cell OP2 / OPOS2 Standard drive cell OP3 / OPOS3 Medium drive cell OP6 / OPOS6 Large drive cell OP12/OPOS12	∨он	VDD - 0.05 VDD - 1.0 VDO - 1.0 VDD - 1.0 VDD - 1.0 VDO - 1.0	VDO - 0.5 VDO - 0.5 VDO - 0.5 VDO - 0.5 VDO - 0.5		ν	IOH = - 1 µA IOH = - 1 mA IOH = - 2 mA IOH = - 3 mA IOH = - 6 mA IOH = - 12 mA
LOW LEVEL OUTPUT VOLTAGE All Outputs Smallest Drive Cell OP1 / OPOD1 Low drive cell OP2 / OPOS2 Standard drive cell OP3 / OPOS3 Medium drive cell OP6 / OPOS6 Large drive cell OP12 / OPOS12	VOL		0.2 0.2 0.2 0.2 0.2	VSS + 0.05 0.4 0.4 0.4 0.4 0.4	V	KOL = 1µA KOL = 2mA KOL = 4mA KOL = 6mA KOL = 12mA KOL = 24mA
TRISTATE OUTPUT LEAKAGE CURRENT All open drain output cells	IOZ	-10	_	10	μА	VOH = VSS or VDD
OUTPUT SHORT CIRCUIT CURRENT Standard outputs OP3 / OPT3 (See Note 3) OPOD3 / OPOS3	IOS	36 Data§She	72 214 96 COT	144 72	mA	VDD = MAX VOUT = VDD VDD = MAX VOUT = 0V
STANDBY SUPPLY CURRENT (per gate) OPERATING SUPPLY CURRENT (per gate) (See Note 4)	IDDSB IDDOP		10 1		n A μ A /MHz	
INPUT CAPACITANCE OUTPUT CAPACITANCE BIDIRECTIONAL PIN CAPACITANCE	CI COUT CI/O		5 5 7		pF pF pF	ANY INPUTS (See Note 5) ANY OUTPUT (See Note 5) ANY I/O PIN (See Note 6)

et4U.com

DataShe

Note 1: Note 2:

Note 3:

Note 4: Note 5:

Note 6:

PACKAGING

Production quantities of the CLA60000 family are available in industry-standard ceramic and plastic packages according to the codes shown below. Prototype samples are normally supplied in ceramic only. Where plastic production packages are requested, ceramic prototypes will be supplied in the nearest equivalent and tested to the final test specification.

PACKAGE	DESCRIPTION	_
INDIAGE	DEGOIN HON	

		••••••••••••••••••••••••••••••••••••••
DC	DILMON	Dual in Line, Multilayer ceramic, Brazed leads, Metal sealed lid. Through board,
DG	CERDIP	Dual in Line, Ceramic body. Alloy leadframe. Glass sealed. Through board.
DP	PLASDIP	Dual in Line, Copper or Alloy leadframe. Plastic moulded. Through board.
AC	P.G.A.	Pin Grid Array. Multilayer Ceramic. Metal sealed lid. Through board.
MP	SMALL OUTLINE	Dual in Line, 'Gullwing' formed leads, Plastic moulded, Surface mount,
LC	LCC	Leadless Chip Carrier, Multilayer ceramic, Metal sealed lid. Surface mount.
HC	LEADED CHIP CARRIER	Quad Multilayer ceramic. Brazed 'J' formed leads. Metal sealed lid. Surface mount.
GC	LEADED CHIP CARRIER	Quad Multilayer ceramic. Brazed 'Gullwing' leads. Metal sealed lid. Surface mount.
HG	QUAD CERPAC	Quad ceramic body. 'J' formed leads. Glass sealed. Surface mount.
GG	QUAD CERPAC	Quad ceramic body. 'Gullwing' formed leads. Glass sealed. Surface mount.
HP	PLCC	Quad Leaded plastic Chip Carrier. 'J' formed leads. Plastic moulded. Surface mount.
GP	PQFP	Quad plastic Flat Pack. 'Gullwing' formed leads. Glass sealed. Surface mount.
		·

3.29

www.DataSheet4U.com DataSheet4U.com

PACKAGING OPTIONS

The package style and pin count information is intended only as a guide. Detailed package specifications are available from Plessey Design Centres on request. Available packages are being continuously updated, so if a particular package is not listed, please enquire through your Plessey Sales Representative.

	LEADS	STYLE	CLA61	CLA62	CLA63	CLA64	CLA65	CLA66	CLA67	CLA68
	16	DC	х							
	16	DG	Х			<u> </u>			1	
1	16	DP	Х						T	
	18	DC	Х							
	18	DG					T		1	
	18	DP	X							
D	20	DC	X						<u> </u>	
U	20	DG	Х			ţ			<u> </u>	
Α	20	DP	X							
L	22	DC	Х	X	X	•				
	22	DG		X			1			
1	22	DP	X	Х				†		
N	24	DC	X	Х	Х	Х		<u> </u>		
	24	DG	Х	X	Х				<u> </u>	
L	24	DP	X	Х	X			İ		
	28	DC	Х	X	Х	X		<u> </u>		
N	28	DG	Х	X	X	X			1	
E	28	DP	Х	X	X	†	<u> </u>		1	
	40	DC	X	Х	X	X	X		†	
	40	DG		X	Х			†	†	
	40	DP	X	X	X	X				
	48	DC		X	X	X	X	-	†	
	48	DP		X	X	Х			· · · · · · · · · · · · · · · · · · ·	
	16	MP	X				1			
	18	MP	Х	X	X				1	
	20	MP	Х		1		1			
	24	MP	X						1	
	28	MP	Х	X			,			-
	28	HP	Х	X	X	X		1	† · · · ·	
	28	LC	X	XDat	taSh&et41	Lcom.	<u> </u>	1	1	
	28	HC	X	X	X			1		•
	28	HG	X	X	X		T	1	1	
	44	HP	X	X	X	Χ	X	<u>;</u>	•	-
	44	GP	0	0	0		†	1		
	44	LC	Х	X	X	Χ	†	t		
	44	HC	Х	X	X	Х				
	44	HG	Х	X	X	Х	T			
Q	48	GP		0	0	0	1	· ·		8 8
U	64	GP	T	0	0	0	†			
Α	68	HP		X	X	Х	X			
D	68	LC		X	X	X	X	X	X	
	68	НС		X	X	Х	Х			
	68	HG	İ	X	X	X	X	Х		
	80	GP		İ	0	0	T			
	84	HP	1	1	X	X	X	 		
	84	LC	<u> </u>	† · · · ·	X	X	X	X =	1	
	84	HC	1	1	X	Х	X	Χ .	1 1	
	84	HG		X	Х	X	X	X	† · · · · · · · · · · · · · · · · ·	
	100	GP		T	0	0	<u> </u>			
	100	GG		t	0	0	1		1 1	
	120	GP		<u> </u>		0	0		†····	0
	132	GC			†···		0	0	0	- -
'	160	GP							† 	0
	172	GC		t	<u>† </u>		1	- o ···	1-0-	Ö
	196	GC	<u> </u>	<u> </u>			t	ō	† ¹	
	68	AC	<u> </u>	X	X	Х	X	<u> </u>	 	
	84	AC	1	1	X	X	X	Χ -	X	
	100	AC	†—— -		X	X	X	l	 '`	
P	120	AC	 	t	1	x	X		 	
G	132	AC			<u>† </u>		X	<u>x</u>	1	-
A	144	AC	<u> </u>	<u> </u>	†		- x	X	† • • †	
	180	AC		 	<u> </u>	·	$\frac{\hat{x}}{x}$			
	~		I		1		^	L ^	1	

et4U.com

DataShe

X - Approved package O - Under Approval

DataSheet4U.com www.DataSheet4U.com

DataSheet4U.com

CELL LIBRARY

A very comprehensive cell library is available in CLA60000, reflecting the considerable amount of influence from a broad base of system designers on earlier array products. This cell library has been designed as a subset of the Cell Design methodology - Plessey Megacell MVA60000 - containing equivalent functions. Design netlists can be transformed from gate array to near full-custom layout without substantial translation effort.

The two micron CMOS array (CLA5000) cell library can be converted to equivalent cells on the CLA60000 arrays to allow system upgrades. In this enhanced library version, 28 new functions have been released, such as RAMs, ROMs, Microprocessor, and DSP Macros. Some macro cells are also available for implementing structured test philosophies. Detailed application notes and user-quides on built-in test for gate arrays (PDS-BIST) are available.

CLA60000 LIBRARY (Version V1R3)		EXOR3 EXNOR3	3-Input Exclusive OR Gate 3-Input Exclusive NOR Gate
LOGIC ARRAY MICROCELLS:		HADD SUM	Half Adder + Inverter Sum Block
BUF	Non-Inverting Signal Buffer Cell	CARRY FADD	Carry Block + NOR Gate Full Adder + NOR Gate
DELAY	1.7nS (typical) Delay cell	MUX2TO1	2 To 1 Multiplexor
2INV	Dual Inverter	MUX4TO1	4 to 1 Multiplexor
INV2	Inverter Dual Drive	MUX8TO1	8 to 1 Multiplexor
INV4	Inverter Quad Drive	MUXI2TO1	2 to 1 Inverting Multiplexor
INV8	Inverter x8 Drive	MUXI4TO1 MUXI8TO1	4 to 1 Inverting Multiplexor 8 to 1 Inverting Multiplexor
NAND2	2-Input Nand Gate		
ND3	3-Input Nand Gate	CLKA	Basic Clock Driver
NAND3	3-Input Nand Gate + Inverter	2CLKA	Dual Basic Clock Driver
2NAND3	Dual 3-Input NAND Gate	CLKAP	Basic Clock Driver + Inverter
NAND4	4-Input NAND Gate	CLKAM	Basic Clock Driver + Inverter
NAND5	5-Input NAND Gate	CLKB	Large Clock Driver + Inverter
NAND6	6-Input NAND Gate	DRV3	Triple Output Internal Driver
NAND8	8-Input NAND Gate	DRV6	Hex Output Internal Driver
NOR2	2-Input NOR Gate		
NR3	3-Input NOR Gate DataSheet4U	TM	Buffered Transmission Gate
NOR3	3-Input NOR Gate + Inverter	2TM	Transmission Gate for 2 to 1 Multiplexing
2NOR3	Dual 3-Input NOR Gate	BDA	Bus Driver
NOR4	4-Input NOR Gate		
NOR5	5-Input NOR Gate	DL	Data Latch
NOR6	6-Input NOR Gate	DL2	Data Latch
NORB	8-Input NOR Gate	DLRS	Data Latch with Set and Reset
		DLARS	Data Latch with Set and Reset
A2O2I	2-Input AND to 2-Input NOR Gate + Inverter	DF	D-Type Flip-Flop
O2A2I	2-Input OR to 2-Input NAND Gate + Inverter	DFRS	D-Type Flip-Flop with Set and Reset
2A2O2	Dual 2-Input AND to 2-Input NOR Gate	MDE	Multiplexed Master-Slave D-Type Flip-Flop
2O2A2I	Dual 2-Input OR to 2-Input NAND Gate	MDF MDFRS	Multiplexed Master-Slave D-Type Flip-Flop
2ANOR	2-Input ANDs to 2-Input NOR gate 2-Input ORs to 2-Input NAND Gate	MUFHS	with Set and Reset
2ONAND	2-Input ONS to 2-Input NAND Gate 2-Input AND to 3-Input NOR Gate	M3DF	3 To 1 Multiplexed Master-Slave D-Type
A2O3I O2 A 3I	2-Input OR to 3-Input NAND Gate	WISDI	Flip-Flop
A3O2I	3-Input AND to 2-Input NOR Gate	M3DFRS	3 To 1 Multiplexed Master-Slave D-Type
O3A2I	3-Input OR to 2-Input NAND Gate	WODITIO	Flip-Flop with Set and Reset
A2O4I	Quad 2-Input ANDs to 4-Input NOR Gate		, ,
O2 A 4I	Quad 2-Input ORs to 4-Input NAND Gate	JK	J K Flip Flop
A4O2I	Dual 4-Input ANDs to 2-Input NOR Gate	JKRS	J K Flip Flop with Set and Reset
04 A 2l	Dual 4-Input ORs to 2-Input NAND Gate	JBARK	JBAR - K Flip Flop
3A2O3I	Triple 2-Input ANDs to 3-Input NOR Gate	JBARKRS	JBAR - K Flip Flop with Set and Reset
3O2A3I	Triple 2-Input ORs to 3-Input NAND Gate	BJBARK	Buffered J-K Flip-Flop
A2O2A2I	2-Input AND to 2-Input OR to 2-Input NAND	BJBARKRS	Buffered J-K Flip-Flop with Set and Reset
O2A2O2i	2-input OR to 2-input AND to 2-input NOR		
		BDL	Buffered Data Latch
GND	GND Cell	BDLRS	Buffered Data Latch with Set and Reset
VDD	VDD Cell	BDLARS	Buffered Data Latch with Set and Reset
		BDF	Buffered Master-Slave D-Type Flip-Flop
EX2	Exclusive OR Gate + Inverter	BDFRS	Buffered Master-Slave D-Type Flip-Flop with
EXN2	Exclusive NOR Gate + Inverter	DMC	Set and Reset
EXOR	Exclusive OR Gate + NAND Gate + Inverter	BMDF	Buffered Multiplexed Master-Slave D-Type Flip-Flop
EXNOR	Exclusive NOR Gate + NOR Gate + Inverter	DMDEDS	Buffered Multiplexed Master-Slave D-Type
EXOR2	2-Input Exclusive OR Gate	BMDFRS	Flip-Flop with Set and Reset
EXNOR2	2-Input Exclusive NOR Gate		hip-hip with Get and neset

et4U.com

DataShe

3.31

DataSheet4U.com www.DataSheet4U.com

INTERMEDIATE BUFFERS:

	ATE BOTT EITO.		
IBST1	Input Buffer with CMOS switching level	OPOD5B	Standard Drive Non-Inverting Open Drain
IBST2	Input Buffer with 2V switching level		Output Buffer
IBSK1	Driver with Lightly Skewed Outputs	OPOD11B	Large Drive Non-Inverting Open Drain Output
IBSK2	Driver with Medium Skewed Outputs	0.00116	Buffer
IBSK3	Driver with Heavily Skewed Outputs		Dallei
IBTRID	Tri-State Driver	ODOC1	Consilient Prince Occurs Control Prince
IBTRID1		OPOS1	Smallest Drive Open-Source Output Buffer
וטואופו	Tri-State Driver with Lightly Skewed	OPOS2	Small Drive Open-Source Output Buffer
IDTDIDA	Outputs + 2 Inverters	OPOS3	Standard Drive Open-Source Output Buffer
IBTRID2	Tri-State Driver with Medium Skewed	OPOS6	Medium Drive Open-Source Output Buffer
	Outputs + 2 Inverters	OPOS12	Large Drive Open-Source Output Buffer
IBTRID3	Tri-State Driver with Heavily Skewed		
	Outputs + 2 Inverters	OPOS5B	Standard Drive Non-Inverting Open-Source
IBGATE	Large 2-Input NAND Gate + Large 2-Input		Output Buffer
	NOR Gate	OPOS11B	Large Drive Non-Inverting Open-Source
IB2BD	Dual High Power Inverters		Output Buffer
IBCLKB	Large Clock Driver		
IBDF	Master-Slave D-Type Flip-Flop		
IBDFA	Master-Slave D-Type Flip-Flop	SUPPLY PA	ne.
IBCMOS1	CMOS Input Buffer and Large 2-Input	JUFFET FA	D 3.
100111001	NAND Gate	ODVD.	VDB Berner Bed (October)
IBCMOS2	CMOS Input Buffer and Data Latch	OPVP	VDD Power Pad (Outputs)
		OPVM	GND Power Pad (Outputs)
IBTTL1	TTL Input Buffer and Large 2-Input	OPVPB	VDD Power Pad (Outputs) : Break in VDD
	NAND Gate	OPVMB	GND Power Pad (Outputs) : Break in GND
IBTTL2	TTL Input Buffer and Data Latch	OPVPBB	VDD Power Pad (Outputs) : Break in VDD
			and GND
		OPVMBB	GND Power Pad (Outputs) : Break in GND
INPUT BUF	FERS:		and VDD
IPNR	Input Cell (with no Pullup or Pulldown	IBVP	VDD Power Pad (Buffers)
	resistors)	IBVM	GND Power Pad (Buffers)
IPR1P	Input Cell with 1K-Ohm Pull-up Resistor	IBVPB	VDD Power Pad (Buffers) : Break in VDD
IPR1M	Input Cell with 1K-Ohm Pull-down Resistor		
IPR2P	•	IBVMB	GND Power Pad (Buffers) : Break in GND
IPR2M	Input Cell with 2K-Ohm Pull-up Resistor	IBVPBB	VDD Power Pad (Buffers) : Break in VDD
	Input Cell with 2K-Ohm Pull-down Resistor Input Cell with 4K-Ohm Pull-up Resistor DataSheet4U	com	and GND
IPR3P	Input Cell with 4K-Ohm Pull-up Resistor	BVMBB	GND Power Pad (Buffers) : Break in GND
IPR3M	Input Cell with 4K-Ohm Pull-down Resistor		and VDD
IPR4P	Input Cell with 100K-Ohm Pull-up Resistor		
IPR4M	Input Cell with 100K-Ohm Pull-down Resistor	LAVP1	Power Pad for Logic Array
		LAVP2	Power Pad for Logic Array
		LAVP3	Power Pad for Logic Array
OUTPUT BI	UFFERS:	LAVP4	Power Pad for Logic Array
		LAVP5	Power Pad for Logic Array
OP1	Smallest Drive Output Buffer		t cital tables and and
OP2	Small Drive Output Buffer	LAVM1	Power Pad for Logic Array
OP3	Standard Drive Output Buffer	LAVM2	Power Pad for Logic Array
OP6	Medium Drive Output Buffer		
OP12		LAVM3	Power Pad for Logic Array
OI IZ	Large Drive Output Buffer	LAVM4	Power Pad for Logic Array
OP5B	Standard Drive New Javantina Outside D. "	LAVM5	Power Pad for Logic Array
	Standard Drive Non-Inverting Output Buffer		
OP11B	Large Drive Non-Inverting Output Buffer	LAGND	Power Pad (Vss) for Logic Array
		LAVDD	Power Pad (Vdd) for Logic Array
OPT1	Smallest Drive Tri-State Output Buffer		
TRID	Tri-State Driver		
		OTHER CEL	LS:
OPT2	Small Drive Tri-State Output Buffer		
OPT3	Standard Drive Tri-State Output Buffer		
OPT6	Medium Drive Tri-state Output Buffer	ANPOR	Power-on Reset
OPT12	Large Drive Tri-State Output Buffer		
· · -		OSC1	Crystal Oscillator Peripheral Cell
OPT4B	Standard Drive Non-Inverting Tri-State	JJ01	Orysiai Osuliaioi Felipherai Celi
01 1-10	Output Buffer	Anala-	
OPT10B		Analog	
OPTIUB	Large Drive NonInverting Tri-State Output		
0000:	Buffer	ANIPCMP1	Comparator - Standard
OPOD1	Smallest Drive Open-Drain Output Buffer	ANIPCMP2	Comparator - Low Power
OPOD2	Small Drive Open-Drain Output Buffer	ANADC4	Four Bit Analogue To Digital Converter
OPOD3	Standard Drive Open-Drain Output Buffer	ANDAC4	Four Bit Digital To Analogue Converter
OPOD6	Medium Drive Open-Drain Output Buffer	ANVREFGN	
OPOD12	Large Drive Open-Drain Output Buffer	ANVREFSH	
22	• •		

0

et4U.com

3.32

DataSheet4U.com www.DataSheet4U.com

DataShee

MEMORY	CELLS:
--------	--------

RAM2	2 bit memory
RAM4	4 bit memory
RAM8	8 bit memory
RAM16	6 bit memory
RAM32	32 bit memory
RAM64	64 bit memory

SINGLE PORT DECODERS:

RAD2S	2 words (1-16 bits RAM)
RAD2SL	2 words (17-64 bits RAM)
RAD4S	4 words (1-16 bits RAM)
RAD4SL	4 words (17-64 bits RAM)
RAD8S	8 words (1-16 bits RAM)
RAD8SL	8 words (17-64 bits RAM)
RAD16S	16 words (1-16 bits RAM)
RAD16SL	16 words (17-64 bits RAM)
RAD32S	32 words (1-16 bits RAM)
RAD32SL	32 words (17-64 bits RAM)
RAD64S	64 words (1-16 bits RAM)
RAD64SL	64 words (17-64 bits RAM)

DUAL PORT DECODERS:

et4U.com

RAD2D RAD2DL RAD4D RAD4DL RAD8D RAD8DL RAD16D RAD16DL RAD32D RAD32DL RAD64D	2 words (1-16 bits RAM) 2 words (17-64 bits RAM) 4 words (17-64 bits RAM) 4 words (17-64 bits RAM) 8 words (17-64 bits RAM) 8 words (17-64 bits RAM) 16 words (17-64 bits RAM) 32 words (17-64 bits RAM) 32 words (17-64 bits RAM) 64 words (17-64 bits RAM)
RAD32DL	32 words (17-64 bits RAM)
RAD64D	64 words (1-16 bits RAM)
RAD64DL	64 words (17-64 bits RAM)

PROCESSOR CELLS - CLA6PROC:

M12901	4	Bit	Processor Slice
MI8085	8	Bit	Microprocessor

PARACELLS - CLA6PARA:

RBRAM	Random	Access	Memory

ROROM Read Only Memory (mask programmed)

JTAG/BIST CELLS - CLA6BIST:

This design library module contains 15 cells to incorporate JTAG/BIST architectures into the gate array. The boundary-scan cells support BIST, and can be configured to provide pseudo-random test vector generators and signature analysers. Further information on these structures and their use is contained in the Plessey application notes on JTAG/BIST.

DSP CELL LIBRARY - CLA6DSP:

The DSP module contains a range of cells for DSP-type applications - Ripple Carry Adders, Subtractors, Left/Right shifters, Logic units, and ALU's, Further information is available in the DSP application note (available October 1989).

MACROCELL LIBRARY - CLA6MAC

Many of the macro functions perform similar logic functions to the standard TTL and CMOS logic families. These macrocells are constructed from the basic microcells and are already placed and routed to give optimum use of silicon area.

Adders

ADA4	4 bit binary full adders with fast carry
ADG4	Look ahead carry generator

Counters

CNA4	BCD counter/4 bit latch BCD decoder/driver
CNB4	4 bit counter latch
CNC4	4 bit synchronous counter
CND4	4 bit synchronous binary up/down counter
CND4A	4 bit synchronous binary up/down counter
	with reset
CNE4	4 bit decade counter
CNF4	4 bit synchronous binary counter
CNG4	4 bit synchronous binary counter with enable
Decoders	

3 line to 8 line decoder/demultiplexer
4 line to 16 line decoder/demultiplexer
4 line to 16 line decoder/demultiplexer with
no enable
3 line to 8 line decoder/demultiplexer with
address registers
3 line to 8 line decoder/demultiplexer with
address latches
2 line to 4 line decoder/demultiplexer
4 line to 10 line BCD decoder
4 line to 10 line Excess 3 to decimal decoder
4 line to 10 line Excess Gray to decimal
decoder
BCD to decimal decoder/driver
BCD to 7-Segment decoder/driver

BCD to 7-Segment decoder/driver

BCD to 7-Segment decoder/driver

Encoders

DRK7

DRL7

ENA8T3	8 line to 3 line priority encoder
ENB10T4	10 line to 4 line priority encoder

Flip-flops

FFA8	8 bit bistable latches	
FFB6	6 bit D-type flip-flops with clear	
FFC4	4 bit D-type flip-flops with dear and	
	complementary outputs	
FFD8	Octal D-type flip-flops with clear	

ALU/Function generator

FGA4	Arithmetic	logic	unit/function	generator

Magnitude comparator

MCA4	4 bit magnitude	comparators
------	-----------------	-------------

Multipliers

MLA10 Decade rate multiplier

MLB4X4 4 bit binary multiplier with tristate outputs MLW7 7 bit slice Wallace tree with tristate outputs

3.33

www.DataSheet4U.com

DataShe

Multiplexers		Shift registers		
MXA8T1	8 line to 1 line data selector/multiplexer	SRA2	2 bit parallel out serial shift registers with clear	
MXB4T1	4 line to 1 line data selector/multiplexer with	SRA4	4 bit parallel out serial shift registers with clear	
	tristate outputs	SRA8	8 bit parallel out serial shift registers with clear	
MXB4T1A	4 line to 1 line data selector/multiplexer with inverted tristate outputs	SRA8A	8 bit parallel out serial shift registers with no clear	
MXC2T1	Quad 2 line to 1 line data selector/multiplexer	SRB2	2 bit parallel in serial out shift registers with clear	
MXC2T1A	Quad 2 line to 1 line data selector/multiplexer	SRB4	4 bit parallel in serial out shift registers with clear	
	with inverted outputs	SRB8	8 bit parallel in serial out shift registers with clear	
MXD4T1	4 line to 1 line data selector/multiplexer	SRB8A	8 bit parallel in serial out shift registers with no clear	
MXE4T1	Dual 4 line to 1 line data selector/multiplexer	SRC8	8 bit parallel in serial out shift registers	
MXF2T1	Quad 2 line to 1 line multiplexer with storage			
		SRD4	4 bit serial in parallel out shift registers	
Parity generators		SRE4	4 bit parallel in parallel out shift registers with	
			J.KBAR input	
PGA9	9 bit odd/even parity generator/checker	SRF8	8 bit shift and store registers with tristate outputs	
		SRG4	4 bit bidirectional universal shift registers	
Monitor		SRJ4	4 bit parallel access shift register	
		SRK5	5 bit shift register	
PERF	Performance monitor for CLA60000		- -	

QUALITY AND RELIABILITY

At Plessey Semiconductors, quality and reliability are built into the product by rigorous control of all processing operations and by minimising random uncontrolled effects in all manufacturing operations. Process management involves full documentation of procedures, recording of batch-by-batch data, using traceability procedures and the provision of appropriate equipment and facilities to perform sample screens and conformance testing on finished product.

A common information management system is used to monitor the manufacturing of Plessey CMOS and Bipolar processes. All products benefit from the use of an integrated monitoring system throughout all manufacturing operations leading to high quality standards for all technologies.

Further information is contained in the Quality Brochure, available from Plessey Semiconductors Sales Offices.

et4U.com

3.34