

# f8 manual

Philipp Klaus Krause

2024-07-30



# Chapter 1

## Architecture

### 1.1 Introduction


Little-endian. Stack grows downward. 16-bit flat address space.

**pc** after reset: 0x4000. Other registers (including **sp**) after reset: unspecified. (P)ROM/Flash from 0x4000. RAM up to 0x3fff. I/O from 0x0000. Empty PROM/Flash is logically 0x00 (to trigger trap). All instructions execute atomically.



Safety features: trap on opcode 0x00. Trap on write to address 0x0000.

### 1.2 Registers


There is an 8-bit flag register **f**, which contains the half-carry flag **h**, the carry flag **c**, the negative flag **n**, the zero flag **z**, the overflow / parity flag **o**, and three reserved bits. Unless otherwise noted, instructions leave the reserved flags in an undefined state. The reserved bits should not be written by the user except via the **xch f, (n, sp)** instruction.



There are a 16-bit program counter **pc** and a 16-bit stack pointer **sp**.



There are three 16-bit general-purpose registers, each consisting of two 8-bit registers.



1.3 Instructions

There is the f8 lightweight instruction subset f8l. Instructions have up to 3 source and up to 2 destination operands. At most one source and one destination operand are in memory. Each instruction is encoded by 1 to 3 bytes: an optional prefix byte is followed by the opcode byte and 0 to 2 operand bytes.

There are 8 prefix bytes:

Prefix	semantics	group
swapop	swap operands	0
altacc1	alternative acumulator xh instead of x1	1
altacc2	alternative acumulator y1 instead of x1, z instead of y	2
altacc4	alternative acumulator yh instead of x1, z instead of y	2
altacc3	alternative acumulator z1 instead of x1, x instead of y	2
altacc5	alternative acumulator zh instead of x1	2

1.4 Addressing Modes

x1, xh, y1, yh, z1, zh, f	8-bit register
x, y, z, sp	16-bit register
#i	8-bit immediate
#ii	16-bit immediate
#d	8-bit immediate sign-extended to 16 bit
mm	direct
(n, sp), (n, y)	indexed with 8-bit offset
(nn, z)	indexed with 16-bit offset
(x), (y), (z)	indirect

## Chapter 2

# Instructions

op8\_2      Any of xh, yl, yh, zl, #i, mm, (n, sp), (nn, z).  
op8\_2ni    Any of xh, yl, yh, zl, mm, (n, sp), (nn, z).  
altacc8    Any of x1, xh, yl, yh, zl, zh.  
op16\_2    Any of x, #ii, mm, (n, sp).  
op16\_2ni   Any of x, mm, (n, sp).  
altacc16   Any of x, z.  
op8\_1      Any of x1, mm, (n, sp), (n, y).  
op16\_1    Any of y, mm, (n, sp), (nn, z).

### 2.1 8-bit two-operand instructions

Instructions where the location is used for altacc8 and op8 are not valid.

#### 2.1.1 adc: 8-bit addition with carry

Assembler code	Operation	f8l
adc x1, op8_2	$x1 = x1 + op8\_2 + c$	Yes
adc altacc8, op8_2	$altacc8 = altacc8 + op8\_2 + c$	Yes
adc op8_2ni, x1	$op8\_2ni = op8\_2ni + x1 + c$	Yes

#### Affected Flags

hcnzo

#### 2.1.2 add: 8-bit addition

Assembler code	Operation	f8l
add x1, op8_2	$x1 = x1 + op8\_2$	Yes
add altacc8, op8_2	$altacc8 = altacc8 + op8\_2$	Yes
add op8_2ni, x1	$op8\_2ni = op8\_2ni + x1$	Yes

**Affected Flags**

hcnzo

**2.1.3 and: 8-bit bitwise and**

Assembler code	Operation	f8l
and x1, op8_2	$x1 = x1 \& op8\_2$	Yes
and altacc8, op8_2	$altacc8 = altacc8 \& op8\_2$	Yes
and op8_2ni, x1	$op8\_2ni = op8\_2ni \& x1$	Yes

**Affected Flags**

nz

**2.1.4 cp: 8-bit comparison**

Subtraction where the result is used to update the flags only.

Assembler code	Operation	f8l
cp x1, op8_2	$x1 + \sim op8\_2 + 1$	Yes
cp altacc8, op8_2	$altacc8 + \sim op8\_2 + 1$	Yes
cp op8_2, x1	$op8\_2 + \sim x1 + 1$	No

**Affected Flags**

hcnzo

**2.1.5 or: 8-bit bitwise or**

Assembler code	Operation	f8l
or x1, op8_2	$x1 = x1 \mid op8\_2$	Yes
or altacc8, op8_2	$altacc8 = altacc8 \mid op8\_2$	Yes
or op8_2ni, x1	$op8\_2ni = op8\_2ni \mid x1$	Yes

**Affected Flags**

nz

**2.1.6 sbc: 8-bit subtraction with carry**

Assembler code	Operation	f8l
sbc x1, op8_2ni	$x1 = x1 + \sim op8\_2ni + c$	Yes
sbc altacc8, op8_2ni	$altacc8 = altacc8 + \sim op8\_2ni + c$	Yes
sbc op8_2ni, x1	$op8\_2ni = op8\_2ni + \sim x1 + c$	No

**Affected Flags**

hcnzo

**2.1.7 sub: 8-bit subtraction**

Assembler code	Operation	f8l
sub x1, op8_2ni	$x1 = x1 + \sim op8\_2ni + 1$	Yes
sub altacc8, op8_2ni	$altacc8 = altacc8 + \sim op8\_2ni + 1$	Yes
sub op8_2ni, x1	$op8\_2ni = op8\_2ni + \sim x1 + 1$	No

**Affected Flags**

hcnzo

**2.1.8 xor: 8-bit bitwise exclusive or**

Assembler code	Operation	f8l
xor x1, op8_2	$x1 = x1 \wedge op8\_2$	Yes
xor altacc8, op8_2	$altacc8 = altacc8 \wedge op8\_2$	Yes
xor op8_2ni, x1	$op8\_2ni = op8\_2ni \wedge x1$	Yes

**Affected Flags**

nz

**2.2 16-bit 2-operand-instructions**

Todo: Document possible altacc prefixes.

**2.2.1 adcw: 16 bit addition with carry**

Assembler code	Operation	f8l
adcw x1, op16_2	$y = y + op16\_2 + c$	No
adcw op16_2ni, x1	$op16\_2ni = op16\_2ni + y + c$	No

**Affected Flags**

cnzo

**2.2.2 addw: 16 bit addition**

Assembler code	Operation	f8l
adcw x1, op16_2	$y = y + op16\_2$	No
adcw op16_2ni, x1	$op16\_2ni = op16\_2ni + y$	No

**Affected Flags**

cnzo

### 2.2.3 orw: 16 bit bitwise or

todo: do we really want the effect on o here? If yes, why not on the 8-bit logic ops?

Assembler code	Operation	f8l
orw x1, op16_2	$y = y \mid \text{op16\_2}$	No
orw op16_2ni, x1	$\text{op16\_2ni} = \text{op16\_2ni} \mid y$	No

#### Affected Flags

nzo

### 2.2.4 sbcw: 16 bit subtraction with carry

Assembler code	Operation	f8l
sbcw x1, op16_2ni	$y = y + \sim \text{op16\_2ni} + c$	No
sbcw op16_2ni, x1	$\text{op16\_2} = \sim \text{op16\_2ni} + y + c$	No

#### Affected Flags

cnzo

### 2.2.5 subw: 16 bit subtraction

Assembler code	Operation	f8l
subw x1, op16_2ni	$y = y + \sim \text{op16\_2ni} + 1$	No
subw op16_2ni, x1	$\text{op16\_2} = \sim \text{op16\_2ni} + y + 1$	No

#### Affected Flags

cnzo

### 2.2.6 xorw: 16 bit bitwise exclusive or

todo: do we really want the effect on o here? If yes, why not on the 8-bit logic ops?

Assembler code	Operation	f8l
xorw x1, op16_2	$y = y \hat{\ } \text{op16\_2}$	No
xorw op16_2ni, x1	$\text{op16\_ni2} = \text{op16\_2ni} \hat{\ } y$	No

#### Affected Flags

nzo



## 2.3 8-bit 1-operand-instructions

### 2.3.1 clr: 8-bit clear

Assembler code	Operation	f8l
clr op8_1	op8 = 0x00	Yes, except (n, y)
clr altacc8	altacc8 = 0x00	Yes

#### Affected Flags

none

### 2.3.2 dec: 8-bit decrement

Assembler code	Operation	f8l
dec op8_1	op8 = op8 + -1	Yes, except (n, y)
dec altacc8	altacc8 = altacc8 + -1	Yes

#### Affected Flags

hcnzo

### 2.3.3 inc: 8-bit increment

Assembler code	Operation	f8l
inc op8_1	op8 = op8 + 1	Yes, except (n, y)
inc altacc8	altacc8 = altacc8 + 1	Yes

#### Affected Flags

hcnzo

### 2.3.4 push: 8-bit push onto stack

Assembler code	Operation	f8l
push op8_1	(--sp) = op8	Yes, except (n, y)
push altacc8	(--sp) = altacc8	Yes

#### Affected Flags

none

### 2.3.5 sll: 8-bit shift left logical

Assembler code	Operation	f8l
sll op8_1	c = (op8 & 0x80) >> 7 op8 = op8 << 1	Yes, except (n, y)
sll altacc8	c = (op8 & 0x80) >> 7 altacc8 = altacc8 << 1	Yes

**Affected Flags**

cz

**2.3.6 srl: 8-bit shift right logical**

Assembler code	Operation	f8l
srl op8_1	c = op8 & 0x01 op8 = op8 >> 1	Yes (except (n, y))
srl altacc8	c = op8 & 0x01 altacc8 = altacc8 >> 1	Yes

**Affected Flags**

cz

**2.3.7 rlc: 8-bit rotate left through carry**

Assembler code	Operation	f8l
rlc op8_1	tc = (op8 & 0x80) >> 7 op8 = (op8 << 1)   c c = tc	Yes (except (n, y))
rlc altacc8	tc = (altacc8 & 0x80) >> 7 altacc8 = (altacc8 << 1)   c c = tc	Yes

**Affected Flags**

cz

**2.3.8 rrc: 8-bit rotate right through carry**

Assembler code	Operation	f8l
rrc op8_1	tc = op8 & 0x01 op8 = (op8 >> 1)   (c << 7) c = tc	Yes (except (n, y))
rrc altacc8	tc = altacc8 & 0x01 altacc8 = (altacc8 >> 1)   (c << 7) c = tc	Yes

**Affected Flags**

cz

**2.3.9 tst: 8-bit test**

Set n and z flags according to value of operand, o flag by parity, reset c.

Assembler code	Operation	f8l
tst op8_1	op8	Yes (except (n, y)
tst altacc8	altacc8	Yes

**Affected Flags**

cnzo

**2.4 16-bit 1-operand-instructions****2.4.1 adcw: 16 bit addition with carry**

Assembler code	Operation	f8l
adcw op16_1	op16 = op16 + c	No
adcw altacc16	altacc16 = altacc16 + c	No

**Affected Flags**

cnzo

**2.4.2 clrw: 16-bit clear**

Assembler code	Operation	f8l
clrw op16_1	op16 = 0x0000	Yes
clrw altacc15	altacc16 = 0x0000	Yes

**Affected Flags**

none

**2.4.3 incw: 16-bit increment**

Assembler code	Operation	f8l
incw op16_1	op16 = op16 + 1	Yes
incw altacc16	altacc16 = altacc16 + 1	Yes

**Affected Flags**

cnzo

**2.4.4 pushw: 16-bit push onto stack**

Assembler code	Operation	f8l
pushw op16_1	sp -= 2; (sp) = op16	Yes
pushw altacc16	sp -= 2; (sp) = altacc16	Yes

**Affected Flags**

none

**2.4.5 sbcw: 16-bit subtraction with carry**

Assembler code	Operation	f8l
sbcw op16_1	op16 = op16 + 0xffff + c	No
sbcw altacc16	altacc16 = altacc16 + 0xffff + c	No

**Affected Flags**

cnzo

**2.4.6 tstw: 16-bit test**

Set n and z flags according to value of operand, o flag by parity, set c.

Assembler code	Operation	f8l
tstw op16_1	op16	Yes
tstw altacc16	altacc16	Yes

**Affected Flags**

cnzo

**2.5 8-bit loads****2.5.1 ld: 8-bit load from memory**

Assembler code	Operation	f8l
ld x1, #i	x1 = #i	Yes
ld altacc8, #i	altacc8 = #i	Yes
ld x1, mm	x1 = mm	Yes
ld altacc8, mm	altacc8 = mm	Yes
ld x1, (n, sp)	x1 = (n, sp)	Yes
ld altacc8, (n, sp)	altacc8 = (n, sp)	Yes
ld x1, (nn, z)	x1 = (nn, z)	Yes
ld altacc8, (nn, z)	altacc8 = (nn, z)	Yes
ld x1, (y)	x1 = xh	Yes
ld altacc8, (altacc16)	altacc8 = (altacc16)	Yes
ld x1, (n, y)	x1 = (n, y)	No
ld altacc8, (n, y)	altacc8 = (n, y)	No

**Affected Flags**

nz

**2.5.2 ld: 8-bit load from register**

Assembler code	Operation	f8l
ld x1, xh	x1 = xh	Yes
ld xh, x1	xh = x1	Yes
ld altacc8, xh	altacc8 = xh	Yes
ld x1, y1	x1 = y1	Yes
ld y1, x1	y1 = x1	Yes
ld altacc8, y1	altacc8 = y1	Yes
ld x1, yh	x1 = yh	Yes
ld yh, x1	yh = x1	Yes
ld altacc8, yh	altacc8 = yh	Yes
ld x1, z1	x1 = z1	Yes
ld z1, x1	z1 = x1	Yes
ld altacc8, z1	altacc8 = z1	Yes
ld x1, zh	x1 = zh	Yes
ld zh, x1	zh = x1	Yes
ld altacc8, zh	altacc8 = zh	Yes
ld mm, x1	mm = x1	Yes
ld mm, altacc8	mm = altacc8	Yes
ld (n, sp), x1	(n, sp) = x1	Yes
ld (n, sp), altacc8	(n, sp) = altacc8	Yes
ld (nn, z), x1	(nn, z) = altacc8	Yes
ld (nn, z), altacc8	(nn, z) = altacc8	Yes
ld (y), x1	(y) = x1	Yes
ld (altacc16), altacc8	(altacc16) = altacc8	Yes
ld (n, y), x1	(n, y) = x1	No
ld (n, y), altacc8	(n, y) = altacc8	No

**Affected Flags**

none

**2.5.3 ldi: 8-bit load with increment**

Flags according to old (y).

Assembler code	Operation	f8l
ldi (z), (y)	(z) = (y); z += 1;	No
ldi (z), (x)	(z) = (x); z += 1;	No

**Affected Flags**

nz

## 2.6 16-bit loads

### 2.6.1 ldw: 16-bit load from memory

Assembler code	Operation	f8l
ldw y, #ii	y = #ii	Yes
ldw altacc16, #ii	altacc16 = #ii	Yes
ldw y, mm	y = mm	Yes
ldw altacc16, mm	altacc16 = mm	Yes
ldw y, (n, sp)	y = (n, sp)	Yes
ldw altacc16, (n, sp)	altacc16 = (n, sp)	Yes
ldw y, (nn, z)	y = (nn, z)	Yes
ldw altacc16, (nn, z)	altacc16 = (nn, z)	Yes
ldw y, (n, y)	y = (n, y)	No
ldw altacc16, (n, y)	altacc16 = (n, y)	No
ldw y, (y)	y = (y)	Yes
ldw altacc16, (altacc16)	altacc16 = (altacc16)	Yes

#### Affected Flags

**nz**

**2.6.2 ldw 16-bit load from register**

Assembler code	Operation	f8l
ldw y, x	y = x	Yes
ldw x, z	x = z	Yes
ldw y, #d	y = #d	Yes
ldw altacc16, #d	altacc16 = #d	Yes
ldw mm, y	mm = y	Yes
ldw mm, altacc16	mm = altacc16	Yes
ldw (n, sp), y	(n, sp) = y	Yes
ldw (n, sp), altacc16	(n, sp) = altacc16	Yes
ldw (nn, z), y	(nn, z) = y	Yes
ldw (nn, z), altacc16	(nn, z) = altacc16	Yes
ldw x, y	x = y	Yes
ldw z, y	z = y	Yes
ldw y, z	y = z	Yes
ldw z, x	z = x	Yes
ldw (y), x	(y) = x	Yes
ldw (z), y	(z) = y	Yes
ldw (x), z	(x) = z	Yes
ldw (y), z	(y) = z	Yes
ldw (n, y), x	(n, y) = x	No
ldw y, sp	y = sp	Yes
ldw sp, y	sp = y	Yes
ldw altacc16, sp	altacc16 = sp	Yes
ldw ((d, sp)), y	(d, sp) = y	No
ldw ((d, sp)), altacc16	(d, sp) = altacc16	No

**Affected Flags**

none

**2.6.3 ldwi: 16-bit load with increment**

Flags according to old (y).

Assembler code	Operation	f8l
ldwi (z), (y)	(z) = (y); z += 2;	No
ldwi (z), (x)	(z) = (x); z += 2;	No

**Affected Flags**

nz

## 2.7 Other 8-bit instructions

### 2.7.1 bool: 8-bit cast to bool

Todo: Remove from f8l subset?

Assembler code	Operation	f8l
bool x1	x1 = (bool)x1	Yes
bool altacc8	altacc8 = (bool)altacc8	Yes

#### Affected Flags

z

### 2.7.2 cax: 8-bit compare and exchange

z is set according to the old value of (y) - z1.

Assembler code	Operation	f8l
cax (y), z1, x1	if ((y) == z1) (y) = x1; else z1 = (y);	Yes
cax (y), z1, xh	if ((y) == z1) (y) = xh; else z1 = (y);	Yes
cax (y), z1, zh	if ((y) == z1) (y) = zh; else z1 = (y);	Yes

#### Affected Flags

z

### 2.7.3 da: decimal adjust

Decimal adjust for addition / subtraction - binary coded decimal semantics.

todo: describe details!

Assembler code	Operation	f8l
da x1		Yes
da altacc8		Yes

#### Affected Flags

hcnzo

### 2.7.4 mad: multiply and add

Assembler code	Operation	f8l
mad x, mm, y1	x = mm * y1 + xh + c	No
mad x, (n, sp), y1	x = (n, sp) * y1 + xh + c	No
mad x, (nn, z), y1	x = (nn, z) * y1 + xh + c	No
mad x, (z), y1	x = (z) * y1 + xh + c	No

#### Affected Flags

nz



**2.7.5 msk: mask**

z flag set according to old value of (y) & ~#i.

Assembler code	Operation	f8l
msk (y), x1, #i	(y) = x1 & #i   (y) & ~#i	Yes
msk (altacc16), altacc8, #i	(altacc16) = altacc8 & #i   (altacc16) & ~#i	Yes

**Affected Flags**

z

**2.7.6 pop: 8-bit pop from stack**

Assembler code	Operation	f8l
pop x1	x1 = (sp++)	Yes
pop altacc8	altacc8 = (sp++)	Yes

**Affected Flags**

none

**2.7.7 push: 8-bit push onto stack**

Ignores all flags, changes no flags, not even the reserved ones.

Assembler code	Operation	f8l
push #i	(--sp) = #i	Yes

**Affected Flags**

none

**2.7.8 rot: 8-bit rotate**

Assembler code	Operation	f8l
rot x1, #i	x1 = (x1 << #i)   (x1 >> (8 - #i))	No
rot altacc8, #i	altacc8 = (altacc8 << #i)   (altacc8 >> (8 - #i))	No

**Affected Flags**

none todo: do we want some flags to be affected?

**2.7.9 sra: 8-bit shift right arithmetic**

Assembler code	Operation	f8l
sra x1	c = op8 & 0x01 x1 = (x1 >> 1)   x1 & 0x80	Yes
sra altacc8	c = op8 & 0x01 altacc8 = (altacc8 >> 1)   altacc & 0x80	Yes

**Affected Flags**

cz

**2.7.10 thrd**

Get current hardware thread number.

Assembler code	Operation	f8l
<code>thrd x1</code>	<code>x1 = current hardware thread number</code>	Yes
<code>thrd altacc8</code>	<code>altacc8 = current hardware thread number</code>	Yes

**Affected Flags**

z

**2.7.11 xch: 8-bit exchange**

Assembler code	Operation	f8l
<code>xch y1, yh</code>	<code>t = y1; y1 = yh; yh = t</code>	Yes
<code>xch x1, xh</code>	<code>t = x1; x1 = xh; xh = t</code>	Yes
<code>xch z1, zh</code>	<code>t = z1; z1 = zh; zh = t</code>	Yes
<code>xch x1, (n, sp)</code>	<code>t = (n, sp); (n, sp) = x1; x1 = t</code>	No
<code>xch altacc8, (n, sp)</code>	<code>t = (n, sp); (n, sp) = altacc8; altacc8 = t</code>	No
<code>xch x1, (y)</code>	<code>t = (y); (y) = x1; x1 = t</code>	Yes
<code>xch altacc8, (altacc16)</code>	<code>t = (altacc16); (altacc16) = altacc8; altacc8 = t</code>	Yes
<code>xch f, (n, sp)</code>	<code>t = (n, sp); (n, sp) = f; f = t</code>	Yes

**Affected Flags**All, including reserved ones (`xch f, (n, sp)`) or none (all others).**2.8 Other 16-bit instructions****2.8.1 addw: 16-bit addition**`addw sp, #d` ignores all flags, changes no flags, not even the reserved ones.

Assembler code	Operation	f8l
<code>addw sp, #d</code>	<code>sp = sp + #d</code>	Yes
<code>addw y, #d</code>	<code>y = y + #d</code>	Yes
<code>addw altacc16, #d</code>	<code>altacc16 = altacc16 + #d</code>	Yes

**Affected Flags**none (`addw sp, #d`) or cnzo (all others).

**2.8.2 boolw: 16-bit cast to bool**

Assembler code	Operation	f8l
boolw y	y = (bool)y	No
boolw altacc16	altacc16 = (bool)altacc16	No

**Affected Flags**

z

**2.8.3 caxw: 16-bit compare and exchange**

z is set according to the old value of (y) - z.

Assembler code	Operation	f8l
caxw (y), z, x	if ((y) == z) (y) = x; else z = (y);	Yes

**Affected Flags**

z

**2.8.4 cpw: 16-bit comparison**

Subtraction where the result is used to update the flags only.

Assembler code	Operation	f8l
cpw y, #ii	y + ~#ii + 1	No
cpw #ii, y	#ii + ~y + 1	No
cpw altacc16, #ii	altacc16 + ~#ii + 1	No

**Affected Flags**

cnzo

**2.8.5 decw: 16-bit decrement**

Assembler code	Operation	f8l
decw (n, sp)	(n, sp) = (n, sp) + -1	No

**Affected Flags**

cnzo

**2.8.6 incnw: 16-bit increment without carry update**

Ignores all flags, changes no flags (except possibly the reserved ones).

Assembler code	Operation	f8l
incnw y	y = y + 1	No
incnw altacc16	altacc16 = altacc16 + 1	No

**Affected Flags**

none

**2.8.7 negw: 16-bit negation**

Assembler code	Operation	f8l
<b>negw y</b>	$y = \sim y + 1$	No
<b>negw altacc16</b>	$\text{altacc16} = \sim \text{altacc16} + 1$	No

**Affected Flags**

cnzo

**2.8.8 mul: multiplication**

Clears carry.

Assembler code	Operation	f8l
<b>mul y</b>	$y = y_l * y_h$	No
<b>mul x</b>	$x = x_l * x_h$	No
<b>mul z</b>	$z = z_l * z_h$	No

**Affected Flags**

cnz

**2.8.9 popw: 16-bit pop from stack**

Assembler code	Operation	f8l
<b>popw y</b>	$y = (\text{sp}); \text{sp} += 2$	Yes
<b>popw altacc16</b>	$\text{altacc16} = (\text{sp}); \text{sp} += 2$	Yes

**Affected Flags**

none

**2.8.10 pushw: 16-bit push onto stack**

Assembler code	Operation	f8l
<b>pushw #ii</b>	$\text{sp} -= 2; (\text{sp}) = \#ii$	Yes

**Affected Flags**

none

**2.8.11 rlcw: 16-bit rotate left through carry**

Assembler code	Operation	f8l
rlcw y	tc = (y & 0x8000) >> 15 y = (y >> 1)   (c << 15) c = tc	No
rlcw (n, sp)	tc = ((n, sp) & 0x8000) >> 15 (n, sp) = ((n, sp) >> 1)   (c << 15) c = tc	No
rlcw altacc16	tc = (altacc16 & 0x8000) >> 15 altacc16 = (altacc16 >> 1)   (c << 15) c = tc	No

**Affected Flags**

cnz

**2.8.12 rrcw: 16-bit rotate right through carry**

Assembler code	Operation	f8l
rrcw y	tc = y & 0x0001 y = (y >> 1)   c c = tc	No
rrcw (n, sp)	tc = (n, sp) & 0x0001 (n, sp) = ((n, sp) << 1)   c c = tc	No
rrcw altacc16	tc = altacc16 & 0x0001 altacc16 = (altacc16 << 1)   c c = tc	No

**Affected Flags**

cnz

**2.8.13 sex: sign-extend**

Assembler code	Operation	f8l
sex y, xl	y = (int8_t)xl	No
sex altacc16, altacc8	altacc16 = (int8_t)altacc8	No

**Affected Flags**

nz

**2.8.14 sllw: 16-bit shift left logical**

Assembler code	Operation	f8l
sllw y	c = y & (0x8000 >> 15); y = y << 1	No
sllw altacc16	altacc16 = altacc16 << 1	No
sllw y, x1	c = y & (0x8000 >> 15); y = y << x1	No
sllw altacc16, altacc8	altacc16 = altacc16 << altacc8	No

**Affected Flags**

cnz (sllw y and sllw altacc16) or nz (others).

**2.8.15 srar: 16-bit shift right arithmetic**

Assembler code	Operation	f8l
srar y	c = y & 0x0001; y = y >> 1   y & 0x8000	No
srar altacc16	c = y & 0x0001; altacc16 = altacc16 >> 1   altacc16 & 0x8000	No

**Affected Flags**

cnz

**2.8.16 srlw: 16-bit shift right logical**

Assembler code	Operation	f8l
srlw y	c = y & 0x0001; y = y >> 1	No
srlw altacc16	c = y & 0x0001; altacc16 = altacc16 >> 1	No

**Affected Flags**

cnz

**2.8.17 xchw: 16-bit exchange**

Assembler code	Operation	f8l
xchw x, (y)	t = x; x = (y); (y) = t	Yes
xchw y, (z)	t = y; y = (z); (z) = t	Yes
xchw z, (x)	t = z; z = (x); (x) = t	Yes
xchw z, (y)	t = z; z = (y); (y) = t	Yes
xchw y, (n, sp)	t = y; y = (n, sp); (n, sp) = t	No
xchw altacc16, (n, sp)	t = altacc16; altacc16 = (n, sp); (n, sp) = t	No

**Affected Flags**

none

**2.8.18 zex: zero-extend**

Assembler code	Operation	f8l
<code>zex y, xl</code>	<code>y = xl</code>	No
<code>zex altacc16, altacc8</code>	<code>altacc16 = altacc8</code>	No

**Affected Flags**

z

**2.9 Bit Instructions****2.9.1 xchb: exchange bit**

Exchange xl with bit b at mm. z flag according to new value of xl.

todo: is it really worth having this?

Assembler code	Operation	f8l
<code>xchb xl, mm, #b</code>	<code>t = mm &gt;&gt; #b</code> <code>mm = mm &amp; ~(1 &lt;&lt; #b)   (xl &lt;&lt; #b)</code> <code>xl = t</code>	No
<code>xchb altacc8, mm, #b</code>	<code>t = mm &gt;&gt; #b</code> <code>mm = mm &amp; ~(1 &lt;&lt; #b)   (altacc8 &lt;&lt; #b)</code> <code>altacc8 = t</code>	No

**Affected Flags**

z

**2.10 Relative Jumps****2.10.1 dnjnz**

`dnjnz yh, #d (2)` ; decrement yh, without updating carry, jump if result is not zero.

**Affected Flags**

nz

**2.10.2 jr**

`jr #d` ignores all flags, changes no flags, not even reserved ones.

Assembler code	Operation	f8l
<code>jr #d</code>	<code>pc += #d</code>	Yes

**Affected Flags**

none

**2.10.3 jrc**

Assembler code	Operation	f8l
<code>jr #d</code>	<code>if (c) pc += #d;</code>	Yes

**Affected Flags**

none

**2.10.4 jrgt**

Assembler code	Operation	f8l
<code>jrgt #d</code>	<code>if (c &amp;&amp; !z) pc += #d;</code>	Yes

**Affected Flags**

none

**2.10.5 jrle**

Assembler code	Operation	f8l
<code>jrle #d</code>	<code>if (!c    z) pc += #d;</code>	Yes

**Affected Flags**

none

**2.10.6 jrn**

Assembler code	Operation	f8l
<code>jrn #d</code>	<code>if (n) pc += #d;</code>	Yes

**Affected Flags**

none

**2.10.7 jrnc**

Assembler code	Operation	f8l
<code>jrnc #d</code>	<code>if (!c) pc += #d;</code>	Yes

**Affected Flags**

none



**2.10.8 jrn**

Assembler code	Operation	f8l
jrn #d	if (!n) pc += #d;	Yes

**Affected Flags**

none

**2.10.9 jrno**

Assembler code	Operation	f8l
jrno #d	if (!o) pc += #d;	Yes

**Affected Flags**

none

**2.10.10 jrnz**

Assembler code	Operation	f8l
jrnz #d	if (!n) pc += #d;	Yes

**Affected Flags**

none

**2.10.11 jro**

Assembler code	Operation	f8l
jro #d	if (o) pc += #d;	Yes

**Affected Flags**

none

**2.10.12 jrsge**

Assembler code	Operation	f8l
jrsge #d	if (!(n ^ o)) pc += #d;	Yes

**Affected Flags**

none

**2.10.13 jrsgt**

Assembler code	Operation	f8l
jrsgt #d	if (!z && !(n ^ o)) pc += #d;	Yes

**Affected Flags**

none

**2.10.14 jrsle**

Assembler code	Operation	f8l
jrsle #d	if (z    (n ^ o)) pc += #d;	Yes

**Affected Flags**

none

**2.10.15 jrslt**

Assembler code	Operation	f8l
jrslt #d	if (n ^ o) pc += #d;	Yes

**Affected Flags**

none

**2.10.16 jrz**

Assembler code	Operation	f8l
jrz #d	if (z) pc += #d;	Yes

**Affected Flags**

none

**2.11 Other Instructions****2.11.1 call**

Assembler code	Operation	f8l
call #ii	sp -= 2; (sp) = pc; pc = #ii	Yes
call y	sp -= 2; (sp) = pc; pc = y	Yes
call altacc16	sp -= 2; (sp) = pc; pc = altacc16	Yes

**Affected Flags**

none

**2.11.2 jp: jump**

jp #ii ignores all flags, changes no flags, not even reserved ones.

Assembler code	Operation	f8l
jp #ii	pc = #ii	Yes
jp y	pc = y	Yes
jp altacc16	pc = altacc16	Yes

**Affected Flags**

none

**2.11.3 ret: return**

Assembler code	Operation	f8l
ret	pc = (sp); sp += 2	Yes

**Affected Flags**

none

**2.11.4 reti: return from interrupt**

Ignores all flags, changes no flags, not even reserved ones.

Assembler code	Operation	f8l
reti	pc = (sp); sp += 2	Yes

**Affected Flags**

none

**2.11.5 trap**

Opcode 0x00. Trap reset.

Assembler code	Operation	f8l
trap	Trap reset	Yes



## Chapter 3

# Opcode Map

todo - see opcodemap.ods for now.



## Chapter 4

# Peripherals

Unless otherwise noted, the value of I/O registers on reset is unspecified.

### 4.1 Watchdog and Reset

The watchdog has an 8-bit configuration register and a 16-bit counter register.

When the watchdog is active, the system clock is divided by 16, and then used to increment the counter register.

The system is reset when a power-on reset happens, the watchdog counter register reaches 0xffff, the trap instruction is executed, or the byte at memory address 0 is written.

#### Configuration Register

0	1	2	3	4	7
dog active	dog reset	trap reset	null reset	reserved	

The lowest bit of the configuration register decides if the watchdog is active. It is 0 on reset. The following three bits give the reason of the previous reset. On a power-on-reset they are all 0.

### 4.2 Interrupt Controller

The interrupt controller has a 16-bit enable register, and a 16-bit active register.

0	1	15
tm 0	reserved	

When an interrupt happens and the corresponding bit in the enable register is set, the corresponding bit in the active register is set. When a bit in the active register is set, and no interrupt routine is currently executing, the program

counter is put onto the stack and then set to 0x4004. From then on, an interrupt routine is considered to be executing until the `reti` instruction is executed.

Bit 0 of the enable register indicates that timer 0 overflow interrupts are enabled. Bit 0 of the active register indicates that a timer0 overflow interrupt is active. Bit 1 of the enable register indicates that timer 0 compare interrupts are enabled. Bit 1 of the active register indicates that a timer 0 compare interrupt is active. These bits are 0 on reset. All other bits are reserved.

### 4.3 Timer

The timer has an 8-bit configuration register and 16-bit counter, reload and comparison registers.

0	3	4	5	6	7
input clock				prescaler	
				reserved	

The lowest 4 bits of the configuration register select the clock source (0 none, 1 system clock, 2 to 15 for other inputs), the next 2 select the prescaler factor (0 for 1, 1 for 4, 2 for 16, 3 for 64). All 6 bits are 0 on reset.

The timer increments the 16-bit counter register. When incrementing from 0xffff, a timer overflow interrupt happens, and the value from the reload register gets loaded into the counter register instead. When the timer register gets incremented to the value of the compare register, a timer compare interrupt happens.

### 4.4 GPIO

The GPIO has (up to 16 bit) data direction, output data, input data, pull-up registers.