

Introduction

The AVR® SD Family microcontrollers, designed in compliance with the ISO 26262 and IEC 61508 functional safety standards, use the AVR® CPU with a hardware multiplier running at clock speeds up to 20 MHz. They include 32/64 KB of Flash, 4/8 KB of SRAM, and 256 bytes of EEPROM. The microcontrollers are available in 20-, 28-, 32- and 48-pin packages. The family uses our latest technologies, with a flexible and low-power architecture, including an Event System, accurate analog features, and advanced digital peripherals. The AVR® SD provides a dual-core lockstep CPU, Single-Error Correcting and Double-Error Detecting (SECDED) ECC on Flash, EEPROM and SRAM, Error Controller, and Program and Debug Interface Disable (PDID) for functional safety.

Features

- AVR CPU in Dual-Core Lockstep (DCLS) Configuration
 - Running at up to 20 MHz
 - Single-cycle I/O access
 - Two-level interrupt controller
 - Two-cycle hardware multiplier
 - Supply voltage range: 2.7-5.5V
- Memories
 - 32 /64 KB in-system-programmable Flash memory with ECC
 - 4/8 KB SRAM with ECC
 - 256B EEPROM with ECC
 - 512B of user row in Non-Volatile Memory (NVM) that can keep data during chip-erase and be programmed while the device is locked
 - 256B of Boot Row for cryptographic keys, only readable from the Boot Section
- System
 - Power-On Reset (POR)
 - Brown-Out Detector (BOD) with programmable levels
 - Voltage Regulator Monitor (VREGMON)
 - Clock Options
 - High-precision internal oscillator with selectable frequency up to 20 MHz
 - PLL up to 48 MHz for high-frequency operation of the TCD
 - Internal 32.768 kHz oscillator
 - External 32.768 kHz crystal oscillator
 - External clock input
 - High-frequency external crystal oscillator
 - Clock Failure Detection (CFD)

- Clock Frequency Measurement (CFM)
- Single-pin Unified Program and Debug Interface (UPDI)
- Three sleep modes
 - Idle with all peripherals running for immediate wake-up
 - Standby with a configurable operation of selected peripherals
 - Power-Down with full data retention
- Automated Cyclic Redundancy Check (CRCSCAN) program memory scan
 - Verify the integrity of the entire Flash section, application code, and/or boot section
 - CRC-16-CCITT or CRC-32 (IEEE 802.3)
- External interrupt on all general-purpose pins
- Peripherals
 - 6-channel Event System for predictable and CPU-independent inter-peripheral signaling
 - One 16-bit Timer/Counter type A (TCA) with three compare channels for PWM and waveform generation
 - Up to four 16-bit Timer/Counter type B (TCB) with input capture for capture and signal measurements
 - One 12-bit Timer/Counter type D (TCD) optimized for power control
 - One 16-bit Real-Time Counter (RTC) that can run from an external crystal or internal oscillator
 - Up to three USARTs
 - Operation modes: RS-485, LIN client, host SPI and IrDA
 - Fractional baud rate generator, auto-baud, and start-of-frame detection
 - Two SPI with host/client operation modes
 - Two I²C with simultaneous host/client operation (dual mode) and dual address match
 - One Configurable Custom Logic (CCL) with up to six programmable Lookup Tables (LUTs)
 - Two 10-bit, 100 ksp/s, Analog-to-Digital Converters (ADC)
 - One 10-bit Digital-to-Analog Converter (DAC)
 - Three Analog Comparators (AC)
 - Two Zero Cross Detectors (ZCD)
 - Internal 2.048V, 4.096V and 2.500V voltage references, and external reference option
- System Integrity Functions
 - Error Controller (ERRCTRL)
 - Central interface for fault detection
 - Fault handling in hardware according to programmable severity
 - Optional Heartbeat output
 - Optional tri-stating of all I/O pins in case of fault
 - Program and Debug Interface Disable (PDID)
 - Parity on data buses
 - Dual Watchdogs
 - Synchronous Watchdog Timer (SWDT)
 - Watchdog Timer (WDT) with window mode and separate on-chip oscillator with clock failure detection
 - Voltage Level Monitor (VLM) with interrupt
- I/O and Packages
 - Up to 40 programmable I/O pins


- Multi-voltage I/O with built-in voltage level converters
- 20-pin SSOP
- 28-pin VQFN (WF), SSOP, and SPDIP
- 32-pin VQFN (WF) and TQFP
- 48-pin VQFN (WF) and TQFP
- Temperature Ranges
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C

AVR® SD Family Overview

The figure below shows the AVR SD devices, laying out pin count variants and memory sizes:


- Vertical migration is possible without code modification, as these devices are fully pin and feature compatible
- Horizontal migration to the left reduces the pin count and, therefore, the available features

Figure 1. AVR SD Family Overview



The name of a device in the AVR SD Family is decoded as follows:

Figure 2. AVR® SD Device Designations



Memory Overview

The following table shows the memory overview of the entire AVR SD family.

Table 1. Memory Overview

Devices	AVR32SD20	AVR64SD28
	AVR32SD28	AVR64SD32
	AVR32SD32	AVR64SD48
Flash memory with ECC	32 KB	64 KB
SRAM with ECC	4 KB	8 KB
EEPROM	256B	256B
User row	512B	512B
Cryptographic key storage	256B	256B

Peripheral Overview

The following table shows the peripheral overview of the entire AVR SD family.

Table 2. Peripheral Overview

Feature	AVR32SD20	AVR32SD28 AVR64SD28	AVR32SD32 AVR64SD32	AVR64SD48
Pins	20	28	32	48
Max. frequency (MHz)	20	20	20	20
Clock Controller (CLKCTRL) with Clock Failure Detection (CFD) and Clock Frequency Measurement (CFM)	1	1	1	1
Clock Failure Detection (CFD)	2	2	2	2
Clock Frequency Measurement (CFM)	2	2	2	2
16-bit Timer/Counter type A (TCA)	1	1	1	1
16-bit Timer/Counter type B (TCB)	4	4	4	4
12-bit Timer/Counter type D (TCD)	1	1	1	1
Real-Time Counter (RTC)	1	1	1	1
USART	2	3	3	3
SPI	2	2	2	2
TWI/I ² C ⁽¹⁾	1 ⁽¹⁾	1 ⁽¹⁾	2 ⁽¹⁾	2 ⁽¹⁾
10-bit ADC (channels)	2 (13)	2 (19)	2 (19)	2 (24)
Analog Comparator (AC)	3	3	3	3
Digital-to-Analog Converter (DAC)	1	1	1	1
Zero Cross Detector (ZCD)	2	2	2	2
Configurable Custom Logic Look-up Table (CCL LUT)	6	6	6	6
Error Controller (ERRCTRL)	1	1	1	1
Synchronous Watchdog Timer (SWDT)	1	1	1	1
Watchdog Timer (WDT)	1	1	1	1
Event System (EVSYS) channels	6	6	6	6
General Purpose I/O	15	21	25	40
PORT	PA[7:0], PC[3:1], PD[7:4]	PA[7:0], PC[3:0], PD[7:1], PF[1:0]	PA[7:0], PC[3:0], PD[7:1], PF[5:0]	PA[7:0], PB[5:0], PC[7:0], PD[7:0], PE[3:0], PF[5:0]
PORT pins with MVIO capability	PC[3:1]	PC[3:0]	PC[3:0]	PC[7:0]
External interrupts	15	21	25	40
CRCSCAN	1	1	1	1
Unified Program and Debug Interface (UPDI)	1	1	1	1

Note:

1. The TWI/I²C can operate simultaneously as host and client on different pins.

Table of Contents

Introduction.....	1
Features.....	1
AVR® SD Family Overview.....	4
Memory Overview.....	4
Peripheral Overview.....	5
1. Functional Safety Concept.....	7
2. Security Concept.....	8
3. Block Diagram.....	9
4. Pinout.....	10
4.1. 20-Pin SSOP.....	10
4.2. 28-Pin VQFN.....	11
4.3. 28-Pin SSOP and SPDIP.....	12
4.4. 32-Pin VQFN and TQFP.....	13
4.5. 48-Pin VQFN and TQFP.....	14
5. I/O Multiplexing and Considerations.....	15
5.1. I/O Multiplexing.....	15
6. Revision History.....	17
Microchip Information.....	18
The Microchip Website.....	18
Product Change Notification Service.....	18
Customer Support.....	18
Microchip Devices Code Protection Feature.....	18
Legal Notice.....	18
Trademarks.....	19
Quality Management System.....	20
Worldwide Sales and Service.....	21

1. Functional Safety Concept

The devices of the AVR SD Family are general purpose microcontrollers designed according to the ISO 26262 and IEC 61508 safety standards to avoid systematic device faults.

The device family aims to mitigate risks and prevent failures that could lead to hazardous situations, minimize the required development of complex and time-consuming software diagnostics, and reduce the fault detection time for faults in vital functions down to 1 ms.

The AVR SD devices feature autonomous hardware fault detection mechanisms to detect, correct, and report random hardware faults and transient faults in the CPU and the infrastructure it relies upon. This Core-Independent Safety (CIS) makes the devices of the AVR SD Family highly suitable for safety-critical applications with strict safety requirements and demands for fast fault handling. The AVR SD devices suit for safety-critical applications with ISO 26262 (ASIL C) and IEC 61508 (SIL 2) safety requirements.

The primary Core-Independent Safety (CIS) features for the AVR SD devices are:

- Error controller, able to autonomously set the device in a safe state upon detection of a critical fault
- Dual CPU core in lock step configuration with redundant comparators
- ECC protection of Flash, EEPROM and SRAM memories
- Parity protection of data bus, with redundant control signals
- CRC and ECC protection of device configuration and calibration fuses
- Clock frequency monitor and failure detection
- Over- and under-voltage detectors for the internal voltage regulator (VREGMON)
- Dual watchdogs to detect hardware and software faults (WDT and SWDT)
- Stack monitor to detect software faults
- Redundant operation of most peripherals through duplication
- Various other integrity check mechanisms

Functional safety documentation and software are available. These are complemented by a rich set of safety-qualified MPLAB® development tools.

2. Security Concept

The AVR SD devices are general purpose microcontrollers that offer fundamental security features to implement secure firmware upgrades and authenticate the application firmware. When using the security features correctly, they protect against remote attacks and some PCB-level attacks where the application code is attempted modified to change the product functionality.

The cornerstone of the security features is the *Program and Debug Interface Disable (PDID)*, a mechanism preventing access to the device's reprogrammable Flash memory over the programming interface (UPDI). After the PDID is activated, the programming interface (UPDI) is prevented from making any changes to the device. The programming interface (UPDI) can still read out the device information and CRC status, and also the contents of the Flash memory, as long as the device is not locked.


The only way to program the device after activating the PDID is by using software stored in the Boot Code section of the Flash to update the Application Code section software. This application-specific software must be able to receive new data and program the Application Code section. It is impossible to alter code stored in the Boot Code section using this mechanism, as the Boot Code section is only accessible using the programming interface (UPDI).

In addition, there is a separate storage space accessible only by code in the Boot Code section, which can hold any data that is intended to be accessible only from the Boot Code section. One example of this is a cryptographic key to be used to validate data that are sent to a bootloader to update the application software on the device.

This creates a two-layer security: The device is prevented from being erased or reprogrammed over the programming interface (UPDI), and by that, the code in the Boot Code section is protected. Secondly, the code in the Boot Code section can use a cryptographic key (that is only accessible by code in this section of Flash) to verify that any new application code that is received for the device software update is authentic.


Using the *Program and Debug Interface Disable (PDID)* in software requires cryptographic competencies to ensure conformity to cyber-security standards such as ISO/SAE DIS 21434.

3. Block Diagram



4. Pinout

4.1 20-Pin SSOP




Power

-  Power Supply
-  Ground
-  Pin on VDD Power Domain
-  Pin on VDDIO2 Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  Digital Function Only
-  Analog Function

4.2 28-Pin VQFN




Power

-  Power Supply
-  Ground
-  Pin on VDD Power Domain
-  Pin on VDDIO2 Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  Digital Function Only
-  Analog Function

4.3 28-Pin SSOP and SPDIP



Note: For the AVR SD Family of devices, AVDD is internally connected to VDD (not separate power domains).


Power

-  Power Supply
-  Ground
-  Pin on VDD Power Domain
-  Pin on AVDD Power Domain
-  Pin on VDDIO2 Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  Digital Function Only
-  Analog Function

4.4 32-Pin VQFN and TQFP



Note: For the AVR SD Family of devices, AVDD is internally connected to VDD (not separate power domains).


Power

-  Power Supply
-  Ground
-  Pin on VDD Power Domain
-  Pin on AVDD Power Domain
-  Pin on VDDIO2 Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  Digital Function Only
-  Analog Function

4.5 48-Pin VQFN and TQFP



Note: For the AVR SD Family of devices, AVDD is internally connected to VDD (not separate power domains).

Power

-  Power Supply
-  Ground
-  Pin on VDD Power Domain
-  Pin on AVDD Power Domain
-  Pin on VDDIO2 Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  Digital Function Only
-  Analog Function

5. I/O Multiplexing and Considerations

5.1 I/O Multiplexing

VQFN48/ TQFP48	VQFN32/ TQFP32	SOIC28/SSOP28/ SPDIP28	VQFN28	SOIC20	Pin name(1,2)	Special	ADCn	ACn	DAC0	ZCDn	USARTn	SPIn	TWIn(4)	TCAn	TCBn	TCDO	EVYS	CCLUTn	ERRCTRL
44	30	22	26	4	PA0	XTALHF1 EXTCLK					0, TxD	0, MOSI ⁽³⁾	0, SDA(HC) ⁽³⁾	0, WO0				0, IN0	
45	31	23	27	5	PA1	XTALHF2					0, RxD	0, MISO ⁽³⁾	0, SCL(HC) ⁽³⁾	0, WO1				0, IN1	
46	32	24	28	6	PA2	TWI Fm+	AIN22				0, XCK 0, TxD ⁽³⁾		0, SDA(HC)	0, WO2	0, WO		EVOUTA	0, IN2	HEART
47	1	25	1	7	PA3	TWI Fm+	AIN23				0, XDIR 0, RxD ⁽³⁾		0, SCL(HC)	0, WO3	1, WO			0, OUT	
48	2	26	2	8	PA4		AIN24				0, TxD ⁽³⁾	0, MOSI		0, WO4		WOA			HEART ⁽³⁾
1	3	27	3	9	PA5		AIN25				0, RxD ⁽³⁾	0, MISO		0, WO5		WOB			
2	4	28	4	10	PA6		AIN26				0, XCK ⁽³⁾	0, SCK				WOC		0, OUT ⁽³⁾	HEART ⁽³⁾
3	5	1	5	11	PA7	CLKOUT	AIN27	0, OUT 1, OUT 2, OUT		0, OUT 3, OUT	0, XDIR ⁽³⁾	0, SS				WOD	EVOUTA ⁽³⁾		HEART ⁽³⁾
4	-	-	-	-	PB0						3, TxD			0, WO0 ⁽³⁾				4, IN0	
5	-	-	-	-	PB1						3, RxD			0, WO1 ⁽³⁾				4, IN1	
6	-	-	-	-	PB2						3, XCK		1, SDA(C) 1, SDA(HC) ⁽³⁾	0, WO2 ⁽³⁾			EVOUTB	4, IN2	
7	-	-	-	-	PB3						3, XDIR		1, SCL(C) 1, SCL(HC) ⁽³⁾	0, WO3 ⁽³⁾				4, OUT	
8	-	-	-	-	PB4						3, TxD ⁽³⁾	1, MOSI ⁽³⁾		0, WO4 ⁽³⁾	2, WO ⁽³⁾	WOA ⁽³⁾			
9	-	-	-	-	PB5						3, RxD ⁽³⁾	1, MISO ⁽³⁾		0, WO5 ⁽³⁾	3, WO	WOB ⁽³⁾			
10	6	2	6	-	PC0		AIN28				1, TxD	1, MOSI 0, MOSI ⁽³⁾ 0, SCK ⁽³⁾		0, WO0 ⁽³⁾	2, WO			1, IN0	
11	7	3	7	12	PC1		AIN29				1, RxD 0, TxD ⁽³⁾	1, MISO 0, MISO ⁽³⁾ 0, SS ⁽³⁾ 0, MOSI ⁽³⁾		0, WO1 ⁽³⁾	3, WO ⁽³⁾			1, IN1	
12	8	4	8	13	PC2	TWI Fm+	AIN30	0, AINN3 1, AINN3		3, ZCIN	1, XCK 0, RxD ⁽³⁾	1, SCK 0, SCK ⁽³⁾ 0, MISO ⁽³⁾	0, SDA(C) 0, SDA(HC) ⁽³⁾	0, WO2 ⁽³⁾			EVOUTC	1, IN2	
13	9	5	9	14	PC3	TWI Fm+	AIN31	0, AINP4 1, AINP4			1, XDIR 0, XCK ⁽³⁾	1, SS 0, SS ⁽³⁾ 0, SCK ⁽³⁾	0, SCL(C) 0, SCL(HC) ⁽³⁾	0, WO3 ⁽³⁾				1, OUT	
14	10	6	10	15	VDDIO2														
15	-	-	-	-	GND														
16	-	-	-	-	PC4						1, TxD ⁽³⁾	1, MOSI ⁽³⁾		0, WO4 ⁽³⁾					
17	-	-	-	-	PC5						1, RxD ⁽³⁾	1, MISO ⁽³⁾		0, WO5 ⁽³⁾					
18	-	-	-	-	PC6			0, OUT ⁽³⁾ 1, OUT ⁽³⁾ 2, OUT ⁽³⁾			1, XCK ⁽³⁾	1, SCK ⁽³⁾	0, SDA(C) ⁽³⁾		4, WO ⁽³⁾			1, OUT ⁽³⁾	
19	-	-	-	-	PC7					0, ZCOUT ⁽³⁾ 3, ZCOUT ⁽³⁾	1, XDIR ⁽³⁾	1, SS ⁽³⁾	0, SCL(C) ⁽³⁾				EVOUTC ⁽³⁾		
20	-	-	-	-	PD0		AIN0	0, AINN1 1, AINN1 2, AINN2						0, WO0 ⁽³⁾				2, IN0	
21	11	7	11	-	PD1		AIN1			0, ZCIN				0, WO1 ⁽³⁾				2, IN1	
22	12	8	12	-	PD2		AIN2	0, AINP0 1, AINP0 2, AINP0						0, WO2 ⁽³⁾			EVOUTD	2, IN2	
23	13	9	13	-	PD3		AIN3	0, AINN0 1, AINP1						0, WO3 ⁽³⁾				2, OUT	
24	14	10	14	16	PD4	VREFB	AIN4	1, AINP2 2, AINP1			0, TxD ⁽³⁾	0, MOSI ⁽³⁾		0, WO4 ⁽³⁾		WOC ⁽³⁾			HEART ⁽³⁾
25	15	11	15	17	PD5		AIN5	1, AINN0			0, RxD ⁽³⁾	0, MISO ⁽³⁾		0, WO5 ⁽³⁾		WOD ⁽³⁾			
26	16	12	16	18	PD6		AIN6	0, AINP3 1, AINP3 2, AINP3	OUT		0, XCK ⁽³⁾ 1, TxD ⁽³⁾	0, SCK ⁽³⁾						2, OUT ⁽³⁾	
27	17	13	17	19	PD7	VREFA	AIN7	0, AINN2 1, AINN2 2, AINN0/ AINN2			0, XDIR ⁽³⁾ 1, RxD ⁽³⁾	0, SS ⁽³⁾					EVOUTD ⁽³⁾		
28	18	14	18	20	VDD														
29	19	15	19	1	GND														
30	-	-	-	-	PE0		AIN8	0, AINP1			4, TxD	0, MOSI ⁽³⁾		0, WO0 ⁽³⁾					
31	-	-	-	-	PE1		AIN9	2, AINP2			4, RxD	0, MISO ⁽³⁾		0, WO1 ⁽³⁾					
32	-	-	-	-	PE2		AIN10	0, AINP2			4, XCK	0, SCK ⁽³⁾		0, WO2 ⁽³⁾			EVOUTE		
33	-	-	-	-	PE3		AIN11				4, XDIR	0, SS ⁽³⁾		0, WO3 ⁽³⁾					
34	20	16	20	-	PF0	XTAL32K1	AIN16				2, TxD			0, WO0 ⁽³⁾		WOA ⁽³⁾		3, IN0	
35	21	17	21	-	PF1	XTAL32K2	AIN17				2, RxD			0, WO1 ⁽³⁾		WOB ⁽³⁾		3, IN1	
36	22	-	-	-	PF2	TWI Fm+	AIN18				2, XCK		1, SDA(HC)	0, WO2 ⁽³⁾		WOC ⁽³⁾	EVOUTF	3, IN2	
37	23	-	-	-	PF3	TWI Fm+	AIN19				2, XDIR		1, SCL(HC)	0, WO3 ⁽³⁾		WOD ⁽³⁾		3, OUT	
38	24	-	-	-	PF4		AIN20				2, TxD ⁽³⁾			0, WO4 ⁽³⁾	0, WO ⁽³⁾				

continued																			
VQFN48/ TQFP48	VQFN32/ TQFP32	SOIC28/SSOP28/ SPDIP28	VQFN28	SOIC20	Pin name(1,2)	Special	ADCn	ACn	DAC0	ZCDn	USARTn	SPIn	TWIn(4)	TCAn	TCBn	TCDO	EVSYS	CC-LUTn	ERRCTRL
39	25	-	-	-	PF5		AIN21				2, RxD ⁽³⁾			0, WOS ⁽³⁾	1, WO ⁽³⁾				HEART ⁽³⁾
40	26	18	22	2	RESET	RESET													
41	27	19	23	3	UPDI	UPDI													
42	28	20	24	-	VDD														
43	29	21	25	-	GND														

Notes:

1. Pin names are of type P xn , with x being the PORT instance (A, B, C, ...) and n the pin number. Notation for signals is PORT x_PINn . All pins can be used as event inputs.
2. All pins can be used for external interrupt, where pins P $x2$ and P $x6$ of each port have full asynchronous detection.
3. Alternative pin positions. To select alternative pin positions, refer to the *Port Multiplexer* section.
4. TWI pins are marked *HC* if they can be used as TWI Host or Client pins and *C* if they can only be used as TWI Client pins.

6. Revision History

Doc. Rev.	Date	Description
E	10/2024	Initial public release
A-D	06/2022 - 02/2024	Not published

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0313-9

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820