BOARD CHARACTERISTICS

Copper Layer Count:	~~2~~ 1	Board Thickness:	1.0450 mm
Board overall dimensions:	25.8000 mm x 17.4000 mm		
Min track/spacing:	0.2000 mm / 0.2000 mm	Min hole diameter:	0.2000 mm
Copper Finish:	ENIG	Impedance Control:	No
Castellated pads:	No	Plated Board Edge:	No
Edge card connectors:	No		

Note: No metallization for hole required.
PTH _is_ NPTH in wrong footprint.

Note: M4 washers following DIN EN ISO 9021
may have a diameter of 12 mm.

LAYER STACKUP

Note: Fabricate ONLY top layer on Aluminium core material.

Layer Name	Type	Material	Thickness (mm)	Color	Epsilon R	Loss Tangent
F.Silkscreen	Top Silk Screen	Not specified	0 mm	Black	1	0
F.Paste	Top Solder Paste		0 mm		1	0
F.Mask	Top Solder Mask	Not specified	0.01 mm	White	3.3	0
F.Cu	copper		0.035 mm		1	0
Dielectric 1	core	Al	1 mm	Aluminum	8.7	0.001
~~B.Cu~~	~~copper~~		~~0 mm~~		~~1~~	~~0~~
~~B.Mask~~	~~Bottom Solder Mask~~	~~Not specified~~	~~0 mm~~	~~White~~	~~3.3~~	~~0~~
~~B.Paste~~	~~Bottom Solder Paste~~		~~0 mm~~		~~1~~	~~0~~
~~B.Silkscreen~~	~~Bottom Silk Screen~~	~~Not specified~~	~~0 mm~~	~~Black~~	~~1~~	~~0~~

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1

All dimensions in millimetres.



Improper use of batteries and high currents can lead to physical damage as well as material damage. All parts of this project may contain potentially dangerous errors and are published without assuming liability for any results. In slightest doubt, have your project checked by sombeody qualified to do so.

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1



Improper use of batteries and high currents can lead to physical damage as well as material damage. All parts of this project may contain potentially dangerous errors and are published without assuming liability for any results. In slightest doubt, have your project checked by sombeody qualified to do so.

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1



Improper use of batteries and high currents can lead to physical damage as well as material damage. All parts of this project may contain potentially dangerous errors and are published without assuming liability for any results. In slightest doubt, have your project checked by sombeody qualified to do so.

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1

Improper use of batteries and high currents can lead to physical damage as well as material damage. All parts of this project may contain potentially dangerous errors and are published without assuming liability for any results. In slightest doubt, have your project checked by sombeody qualified to do so.

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1

Improper use of batteries and high currents can lead to physical damage as well as material damage. All parts of this project may contain potentially dangerous errors and are published without assuming liability for any results. In slightest doubt, have your project checked by sombeody qualified to do so.

Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet:
File: cvtt-m4.kicad_pcb

Title: Cell voltage/temperature tap – M4 (CVTT-M4)

Size: A5	Date: 2025-07-29	**Rev: 0.1.2**
KiCad E.D.A. 9.0.3		Id: 1/1