




# Current output



For each current output:  
 $V_{out} = V_{set} \times R_{div1} / R_{div2} - V_{ref} \times R_1 / R_2$

All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ Ich-war-hier.de)

Sheet: /Current/  
 File: current.kicad\_sch

CERN-OHL-S  
 2.0


**Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)**

Size: A4 Date: 2025-07-30

Rev: 0.2.1

KiCad E.D.A. 9.0.3

Id: 11/12



All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



**Frank Bättermann (frank /at/ ich-war-hier.de)**

Sheet: /Temperature/  
File: temperature.kicad\_sch

CERN-OHL-S  
2.0

**Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)**

Size: A5  
KiCad E.D.A. 9.0.3

Date: 2025-07-30







Rev: 0.2.1

Id: 8/12





[CVTSET]



[TSET]

[SPI]

- DACs are in daisy chain configuration
- DAC60508 (12 bit) can be replaced by DAC70508/DAC80508 (14/16 bit) to improve resolution.

All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ Ich-war-hier.de)

Sheet: /DAC/  
File: dac.kicad\_sch

CERN-OHL-S  
2.0


**Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)**

Size: A4  
KiCad E.D.A. 9.0.3

Date: 2025-07-30

Rev: 0.2.1  
Id: 6/12

- Memory contents (0.2.1, 2025-07-30):
- CRC32 on all flowing data [4 bytes]
  - Configuration version (2x uint8: major, minor) [2 bytes]
  - Calibration data (2 point calibration)
    - Calibration date: timestamp (uint32) [4 bytes]
    - Cell voltage: 18x 2x DAC value/voltage pairs (18x 2x 2x uint16) [144 bytes]
    - Cell temperature: 19x 2x DAC value/voltage pairs (19x 2x 2x uint16) [152 bytes]
    - BMS temperature: 9x 2x DAC value/voltage pairs (9x 2x 2x uint16) [72 bytes]
    - Current: 2x 2x DAC value/voltage pairs (2x 2x 2x int16) [16 bytes]
  - Start-up values
    - Cell voltage: 18x voltage (18x uint16) [36 bytes]
    - Cell temperature: 19x temperature (19x uint16) [38 bytes]
    - BMS temperature: 9x temperature (9x uint16) [18 bytes]
    - Current: 2x voltage (2x int16) [4 bytes]
  - Connectivity
    - WLAN SSID [32 Bytes]
    - WLAN PSK [32 Bytes]
    - WLAN reserved (reserved) [32 bytes]
    - BT configuration (reserved) [96 bytes]



Source: <https://datasheets.raspberrypi.com/pico/pico-w-pinout.pdf>


SPI1 is used for CYW43439

Pin	Function
GP23	Wireless Power On
GP24	Wireless SPI Data
GP25	Wireless SPI Chip-Select
GP29/A3	Wireless SPI Clock / VSYS Sense
A4	Temperature
WL_GPIO0	User LED
WL_GPIO1	RT6150B-33GQW Power-Select
WL_GPIO2	VBUS Sense

Source: <https://pico.pinout.xyz>

## Controller

Avoid tinkering with Int. flash to provide EEPROM replacement (block QSPI, calibration being overwritten with update etc.)



All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ Ich-war-hier.de)

Sheet: /Controller/  
File: controller.kicad\_sch

CERN-OHL-S  
2.0


Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)

Size: A4 Date: 2025-07-30

Rev: 0.2.1

KiCad E.D.A. 9.0.3

Id: 4/12



All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ Ich-war-hier.de)

Sheet: /Signal isolation/  
File: signal\_isolation.kicad\_sch

CERN-OHL-S  
2.0

**Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)**


Size: A4  
KiCad E.D.A. 9.0.3

Date: 2025-07-30

Rev: 0.2.1  
Id: 5/12



The controller supply is galvanically isolated from the cell voltage to prevent ground loops when multiple CVTCSs are in use. Tight output regulation is not required as the Raspberry Pi Pico (W) has an step-up/step-down regulator built-in. Output voltage must be 1.8-5.5 V at all input voltages and all output load conditions. The transformer is used in reverse to step down from 5.8V.



V<sub>out</sub>/efficiency (V<sub>in</sub>: 5.4 V/6.2 V)

- 4.2 V/4.9 V, 88/89 % at 150 mW
- 3.3 V/4.1 V, 80/84 % at 1.3 W

All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



**Frank Bättermann** ([frank /at/ ich-war-hier.de](mailto:frank@ich-war-hier.de))

Sheet: /Controller supply/

File: ctrl-supply.kicad\_sch

CERN-OHL-S  
2.0

Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)

Size: A5

Date: 2025-07-30

Rev: 0.2.1


KiCad E.D.A. 9.0.3

Id: 3/12


T<sub>[1..3]</sub> accuracy: 0.7..0.9 °C (0..100 °C)  
V<sub>Bat</sub> accuracy: 1.48/0.75 % (20..80 V)  
I<sub>Bat</sub> accuracy: 19.2..2.94/3.86..1.05 % (0.01..1 A)  
V<sub>Drop</sub> accuracy: 77.8..1.46/16.0..0.64 % (0.1..10 mV)  
V<sub>SVB</sub> accuracy: 0.5/0.3 %

Series resistance limits equalizing currents.


Series resistance limits equalizing currents.




ADC accuracy (max.): Uncalibrated: 1.37 %/0.40 % (10 mV/1 V)  
Calibrated: 0.28 %/0.24 %



**Voltage analog tolerance:**      Uncalibrated: 0.81 %  
Calibrated: 0.50 %




The temperature measurement uses +2.5 V as sensor supply and the PGA=1 (2.048 V FSR) setting as well as the PGA=2 (4.096 V FSR) at temperatures below 0 °C.




T [°C]	T <sub>err</sub> [°C]	V <sub>Th</sub> [V]
-40	3.02	2.410
-20	1.31	2.257
0	0.68	1.913
10	0.53	1.663
20	0.43	1.385
30	0.40	1.107
40	0.44	0.856
50	0.50	0.646
60	0.57	0.481
80	0.72	0.264
100	0.90	0.147
125	1.13	0.074

**Current analog tolerance:**      Uncalibrated: 14.4 %/2.4 % (10 mA/1 A)  
Calibrated: 3.2 %/0.8 %



**GND<sub>A</sub>-BMS<sub>GND</sub>-offset tolerance:**   Uncalibrated: 67.9 %/0.91 % (100  $\mu$ V/10 mV)  
Calibrated: 15.0 %/0.39 %




Assumptions for "uncalibrated": 30  $\mu\text{V}$  op-amp offset (+140  $\text{nV}/^\circ\text{C}$ ), 0.1 % resistors (+25  $\text{ppm}/^\circ\text{C}$ ), 60  $^\circ\text{C}$  temperature rise.  
Assumptions for "calibrated": 140  $\text{nV}/^\circ\text{C}$  offset drift, 2%  $\text{ppm}/^\circ\text{C}$  resistor drift, 60  $^\circ\text{C}$  temperature rise.

Worst-case  $I_D$  at  $V_{GS} = 0\text{ V}$  and  $V_{DS(max)}$  must be  $< I_D$  at  $V_{Bat(max)}$  to work properly at all temperatures.


$$V_{Drop} = V_{Bat} \times 1 / (R_{Div2} / R_{Div1} + 1)$$
$$I_{In} = V_{Bat} / (R_{Div1} + R_{Div2})$$

At lowest supply voltage the  $I_R$  for the zener diode must be sufficient to generate a sufficient  $V_R$ .




$$I_{Bat} = V_{Out} \times R_S / (R_{Out} \times R_{Shunt}) \times (R_{G1a} + R_{G1b}) / R_{G2}$$

$$I_{Bat(max)}: 1.2929 \text{ A } (V_{Out(max)}: 2.048 \text{ V})$$



$$V_{\text{DropGND}} = V_{\text{Out}} \times R_{\text{G1}} / R_{\text{G2}}$$

$$V_{\text{DropGND(max)}}: 20.48 \text{ mV} \quad (V_{\text{Out(max)}}: 2.048 \text{ V})$$



$$V_{5V8} = V_{Out} \times (R_{G1} / R_{G2} + 1)$$

$$V_{5V8(max)}: 6.5536 \text{ V } (V_{Out(max)}: 2.048 \text{ V})$$

Before the analog input S4B and the 4th op-amp remain unused, measure the 5.8 V supply.

All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ ich-war-hier.de)

Sheet: /ADC/  
File: adc.kicad\_sch

Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)


Size: A3	Date: 2025-07-30
----------	------------------

KiCad E.D.A. 9.0.3

CERN-OHL-S  
2.0

Rev: 0.2.1

Id: 7/12



## Main power supply

This supplies the required voltage rails (5V8, +5VA, +2V5A, -2V5A) isolated from Bat+/- to allow GND to move to the potential of the connected BMS. In this way, a voltage drop on the Bat--connection does not disturb output signals. Partly, oversized components are used, as they can also be used for 5V supplies with increased output current.

Simulated efficiency ( $V_{in}$ : 18..80 V; PMEG3050BEP):

- 79..58 % at 40 mA/6.0 V
- 80..70 % at 410 mA/5.6 V


LT8304 minimum load ( $\geq 20$  mA) is covered by  
2x 2.5 V shunt regulator:  $\approx 2 \times 15$  mA

Diode snubbers improve EMC (damping sec. rectifier ringing; sim.: 40 MHz,  $>10$  Vpp). But it also reduces efficiency by 0.5..1.5 %, depending on operating point.

Noisy controller supply is connected at noisy output.

Damping resistance is a compromise (same part used in both rails)

TL431 stability guaranteed at all currents with 1  $\mu$ F capacitive load.



All parts of this project may contain errors and are published without assuming liability for any results of its usage (intended or unintended).



Frank Bättermann (frank /at/ Ich-war-hier.de)

Sheet: /Supply/

File: supply.kicad\_sch

CERN-OHL-S  
2.0

**Title: Cell voltage, temp. and current sim. (control) (CVTCS-C)**

Size: A4

Date: 2025-07-30

Rev: 0.2.1

KiCad E.D.A. 9.0.3

Id: 2/12