M50530-XXXFP

24. Mei 1991

DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER

DESCRIPTION

The M50530-XXXFP is an LSI for a dot matrix liquid crystal display control drive which has been developed by making use of the silicon gate CMOS process, and can control multi-digit data and directly drive a dot matrix liquid crystal display of 256 font types including alphanumerics, kana characters and symbols by a simple control from μc and μ b.

The M50530-XXXFP offers a system for controlling and driving a dot matrix liquid crystal display, and also expands the number of display digits by the simultaneous use of the IC for the liquid crtstal drive, M50521FP or M50524FP.


By using the M50530-XXXFP it has been possible to create a liquid crystal display system which is compact, has low power consumption and is very versatile.

FEATURES

- Interfacing (It is possible to interface directly with a 4bit μc and an 8-bit μc. It is possible to interface directly with 8085 μp.)
- Characters (256 font types with 5×8 dots or 5×12 dots (cursor is common to both))
- Memory (Generally for a display data RAM and for a character generation RAM, it is possible to use

a total of 256 words, with 9 bits to a word, and to select one configuration out of the 4 types described below that offer maximum and minimum configurations.)

- Display Data RAM (hereafter referred to as DD RAM)
 9 bits to a word (of these, 1 bit is used to underline)
 - ····· 4 types from a maximum of 256 words to a minimum of 160 words
- Character generator RAM (hereafter referred to as CG RAM)
- 5×7 dots······4 types from a minimum of 0 to a maximum of 12 characters
- or 5 × 11 dots ······ 4 types from a minimum of 0 to a maximum of 6 characters
- Character generator ROM (hereafter referred to as CG ROM)
- 5×7 dots······4 types from a maximum of 256 to a minimum of 244 characters
- or 5×11 dots······4 types from a maximum of 256 to a minimum of 250 characters





- Instructions (The following comprehensive instructions are given.)
 - Cursor address set-up for DD/CG RAM
 - · Display start address set-up
 - · Data write and read from RAM
 - · Display shift and cursor shift
 - Interface changeover between 8-bit μc/4-bit μc
 - Font changeover between 5×8 dots /5×12 dots
 - Duty changeover between (1/8, 1/12), (1/16, 1/24),
 and (1/32, 1/48)
 - Selection between DD/CG RAM configurations
 - · Underline set-up for each character
 - Display ON/OFF, cursor display ON/OFF, underline display ON/OFF, character blink, and cursor blink
 - · Blink frequency set-up
 - Display address home and cursor address home
 - · Clearing entire display
- Display difgit No. :
 - 1 chip system (8 digits for 1 line, 8 digits for 2 lines, and 8 digits for 4 lines)
 - Maximum system configuration (The 4 following types of maximum system configuration are available for 1 line, 2 line, and 4 lines respectively.)
 - 1 line 256 digits, 244 digits, 192 digits, and 160 digits 2 lines ·· 128 digits, 112 digits, 96 digits, and 80 digits
 - 4 line 64 digits, 56 digits, 48 digits, and 40 digits
- · Internally provided for liquid crystal display drive circuit


- Common signal: 32 lines (corresponds to 4-line portion for 1/32 duty)
- Column signal : 40 lines (corresponds to 8-digit portion for 5 lines per digit)
- By using the IC for the liquid crystal drive M50521FP or M50524FP, it is possible to expand the display to the maximum number of digits.
- Automatic reset at power cut-off
- Built-in oscillator (An external resistor or an external ceramic filter)
 - Oscillation frequency 2.58MHz (for a frame frequency of about 70Hz)
- Column data transfer speed (1.29Mbit/set (for oscillation frequency of 2.58MHz))
- Blink frequency (About 0.5Hz, 1Hz, 2Hz, and 4Hz (for oscillation frequency of 2.58 MHz))
- Supply voltage for logic circuit : (+4.5~5.5 V)
- Output voltage of liquid crystal drive : (+3~14 V)
- On-resistance of liquid crystal drive:

 $500\Omega(14V)$ and $2k\Omega(5V)$, maximum

- Low power consumption: Siticon gate CMOS process
- Package: 100-pin plastic flat QUIP, lead pitch 0.65mm

APPLICATION

OA apparatus (portable personal computer, electical type-writer e.t.c), Information apparatus (Telephone, Fax e.t.c).





FUNCTIONAL DESCRIPTION

The LSI M50530-XXXFP is controlled by instructions from a μc or μp on the outside. In other words, the μc or μp takes the role of master processor and M50530-XXXFP takes the role of slave processor. M50530-XXXFP can control completely the liquid crystal display (LCD).

When transferring data between the μc or μp and the internal RAM within the M50530-XXXFP first the RAM address is set by an instruction in the cursor address register, then, either external data is written by an instruction in the internal RAM via the internal input data register or data is read by an instruction from the RAM to the outside via the output data register.

M50530-XXXFP has various execution condition modes for instructions such as function construction, display, reading, writing etc. In this way, the efficiency of execution of the instruction has been improved. These different modes are stored by the mode setting instructions in the mode register, and they are used in subsequent instructions as execution conditions.

When RAM data is displayed by LCD, the address of the RAM data to be displayed as the first digit on the left-hand side of the LCD is set with the display start address. First, set by instruction the first digit in the display start address register to the RAM address desired for display. Data is displayed by LCD from this address to successively higher digits.

As regards the LCD drive, a common signal is generated in the timing generation circuit on the scanning side to drive the common side of the LCD via the common signal drive.

The RAM data for display, designated by the address in the display address register is read on the column data side as a character code. The data is then converted to a character pattern in the character generator of the ROM or RAM.

Then, by sending the 5-bit data in the line, which corresponds to the common scanning signal in the line matrix of the character pattern, to the shift register as a column signal, the column side of the LCD is driven via the column singal drive.

In order to display all of the display data by LCD: 1) the display address register is incremented for each of the common signals; 2) display data is read successively from the RAM; 3) column signals for all lilnes of the display are sent, by repeated conversion and transfer, to the column drive; and 4) the column side is driven.

The LCD operation is independent of the execution of an instruction from the outside and is processed within a prescribed time, so that no flickering will be generated in the display regardless of the presence of instructions being executed.

One chip of the M50530-XXXFP can directly drive an 8-digit LCD for 1 line, 2 lines, and 4 lines. However, if a LCD with more digits is desired, it is necessary to connect an external IC for the LCD drive; either M50521FP or M50524FP. These ICs for LCD drive can drive a LCD as a common signal drive or column signal drive. Furthermore, when a large number of these ICs are used, the system is designed such that the data signals can be received only by the IC that is supplied with the chip select signal. This design allows the system can be operated with low power consumption.

The LCD contents are present for a prescribed frame time which is determined by the oscillation frequency, and the time is constant independent of the line number of the display, duty ratio, digit number of the display, and character font.



TERMINAL DESCRIPTION

Pin	Name	1/0	Function
85/μc	Interface changeover signal	1	This is used as a signal for changing over the interface between μc and μp . It should be set to "1" for 8085 μp and to "0" for μc mode.
1/001	Input/output control signal	1	In the μc mode, this is used as the control signal for sending an instruction from the μc to the M50536 XXXFP, and is used as part of the instruction code. In the 8085 μp mode, it is connected to the \overline{WR} signal the 8085 μp .
I/OC2	Input/output control signal	1	In the μc mode, this is used as the control signal for sending an instruction from the μc to the M50536 XXXFP, and is used as part of the instruction code. In the 8085 μp mode, it is connected to the IO/M sign of the 8085 μp .
R/W	Write/read signal	l	In the μc mode, this is used as the control signal for sending an instruction from the μc to the M50536 XXXFP, and is used as part of the instruction code. It is set to "0" for write instruction and to "1" for read in struction. In the 8085 μ p mode, it is connected to the RD signal of the 8085 μ p.
EX	Instruction start signal	1	In the μc mode, this is used as the signal for the μc to cause the M50530-XXXFP to start the execution an instruction. In the 8085 μp mode, it is connected to the ALE signal of the 8085 μp .
DB ₇ ~ DB₄	Data bus	1/0	These represent the 4 upper lines of the 8 line data buses. They are in tri-state bidirectional mode whice enables inputting as well as outputting. These are used for instruction data transfer between the M50530 XXXFP and the μc or μp . When interfacing with the μc is 4 bits, the lower 4 bits data are also transferre by these 4 lines of data buses. The DB ₇ is also used for reading a busy flag.
DB₃∼ DB₀	Data bus	1/0	These are the 4 lower lines of the 8 line data buses. They are in tri-state bidirectional mode which enable inputting as well as outputting. These are used for instruction data transfer between the M50530-XXXF and the μc or μp . When interfacing with the μc is 4 bits, these 4 lines are not used.
DST	Data set signal	0	Signal for setting serial data sent to the drive IC to a latch.
SCL	Shift clock signal	0	Clock for successively shifting a serial data set sent to drive IC.
FRM	Frame signal	0	Display frame signal. Used as a changeover signal for driving the liquid crystal by AC power.
cs	Chip select signal	0	Signal for selecting the column drive IC. Data will be transferred only to the drive IC to which this signal supplied.
CMD	Common data signal	0	Common data signal to be sent to the common drive tC. Connected to chip select of the drive IC.
CLD	Column data signal	0	Column data signal to be sent to column drive IC. Sends a character pattern serially. Value "0" corresponds to non-selection while "1" corresponds to selection.
COM1~ COM32	LCD Common signat	0	Common signal for driving the scanning side of the liquid crystal. Common signals that are not used are a given the non-select waveform. For instance, if the duty is 1/16, then COM17 to COM32 will always begiven non-select waveforms.
COL1~ COL40	LCD Column signal	0	Column signal for driving the data side of the liquid crystal. Drives the respective 8-digit portion of the RAN display data of the display start address for each line.
OSC1, OSC2	Oscillation input/output	1/0	Terminal for oscillating internal clock. Connected to a resistor or a ceramic filter. Clock input from outside is supplied to OSC1.
V ₁ ~V ₅	Power supply(LCD)	ŀ	Power supply for driving liquid crystal display. Voltages V_{SS} , V_1 , V_4 , and V_5 are common while V_{SS} , V_2 , V_3 and V_5 are for column.
V _{DD}	Power supply(Logic)	ı	Power supply for the logic circuit, +5V
V _{ss}	Power supply(GND)	ı	Ground power supply, 0V



FUNCTIONAL EXPLANATION OF EACH BLOCK

In the description below, the following abbreviations will be used:

Display data RAM: DD RAM

Character generator RAM : CG RAM Character generator ROM : CG ROM

Display data/character generator RAM: DD/CG RAM

In abbition, the designations of instructions will follow the abbreviations given in the instruction list. Use will also be made of the instruction code names in the instruction list.

The relationship between the binary logic values and the voltage levels is as given below.

Binary number 0: Low voltage level Binary number 1: High voltage level

Furthermore, the following notations will be employed.

() n means that the numerical value within the parentheses is that of the n-ary notation, namely, the number system in which n is used as the radix.

R()n means the content of the RAM address ()n. It should be noted that unless otherwise stated, numerical values without suffix are meant for decimal notation. For instance.

 $(8F)_{16} \equiv (10001111)_2 \equiv (143)_{10} \equiv 143$, and $R(8F)_{16} \equiv R(10001111)_2 \equiv R(143)$ means the content of the address 143 to the RAM.

1 INTERFACE CIRCUITS FOR μ c AND μ D

These are the circuits for controlling input and output when instructions and data are transferred between the M50530-XXXFP and external μc or μp that control the M50530-XXXFP.

By means of the input signal $85/\mu c$, it is possible to select either $8085~\mu p$ or μc as an external control.

When μc is selected, it is further possible to select 8-bit μ c or 4-bit μc by the instruction SF. For the transfer of an instruction code from the 8-bit μc to the M50530-XXXFP, the input signals I/OC1, I/OC2, R/W, and the input/output signals DB₇ to DB₀, are used and the input signal EX are used for starting the execution of the instruction. For the transfer of an isntruction code from the 4-bit μc to the M50530-XXXFP, the input signals I/OC1, I/OC2, R/W, and the input/output signals DB₇ to DB₄, are used twice. The input signal EX are also used twice for starting the execution of the instruction. In other words, in the 8-bit μc , the data buses DB₇ to DB₀ with 8 bits are used, and in the case of the 4-bit μc , the data buses DB₇ to DB₄ with 4 bits are used.

When the 8085 μp is selected, by connecting the signals AD₇ to AD₀, ALE, RD, WR, and IO/M of the 8085 μp to the signals DB₇ to DB₀. EX, R/W, I/OC1 and I/OC2, respectively, of the M50530-XXXFP, it is possible to control directly the M50530-XXXFP by producing an instruction code for M50530-XXXFP using the input/output instructions for 8085 μp .

The external μc and μp and the M50530-XXXFP operate asynchronously. Accordingly, there is no need for the inputs from the μc and μp to be synchronous with the internal clock of M50530-XXXFP. Furthermore, the handling of the interface for the signals from the external μc and μp , or the execution of the instructions from the μc and μp , will in no way affect the LCD processing within M50530-XXXFP. Therefore, no flickering will be generated in the display due to inputs from the μc and μp .

2 BUSY FLAG

When the M50530-XXXFP is executing an instruction, the busy flag will show $(1)_2$.

When the busy flag is at $(1)_2$, no instruction from the μp or μc will be accepted. Therefore, it is necessary to give an instruction to M50530-XXXFP after confirming that the busy flag is $(0)_2$.

However, the busy flag read instruction alone, RB, can always be used even when another instruction is being executed, and by using the instruction RB, the condition of the busy flag can be read from DB_7 and DB_3 .

3 INSTRUCTION REGISTER AND MODE REGISTER

An instruction from the μp or μc enters the instruction register via the μc and μp interface circuits. The instruction is executed when its content has been decoded.

Among the included instructions are those which can set up the following modes.

Instruction SF : 8-bit/4-bit interface

 5×8 dots / 5×12 dots font display line number, RAM region

Instruction SE : Cursor shift mode, display shift mode

Instruction SD: Display mode, blink mode Instruction SU: Underline write mode

Instruction SB : Blink frequency

The mode register stores the information of these modes. These modes are used as conditions for execution of the instructions.

4 INPUT REGISTER AND OUTPUT REGISTER

The input data is entered into the input data register by the write instructions WC, WS, WD, and WU, and is transferred to the interior upon execution of the instruction.

Output data is outputted from the output data register to the μp or μc by the read instructions RC, RS, and RD. The output data for these instructions is prepared beforehand in the output data register.

5 CURSOR ADDRESS REGISTER

This is the register for specifying the DD/CG RAM address. In order to write data into the RAM using the instruction WD, or read data from the RAM using the instruction RD, or



add an underline to the RAM using instruction WU, it is necessary to set, beforehand, the address of the RAM in the cursor address register. With the instruction WC it is possible to set data in the cursor address register. Also the content of the cursor address register can be read using the isntruction RC.

By incrementing (± 1) or by decrementing (± 1) the content of the cursor address register using the instruction MA, it is possible to shift the cursor address to the RAM in the upward or the downward direction.

After writing or reading the data using the instructions WD or RD and the entry mode has been specified by the instruction SE, the content of the cursor address register can be automatically incremented (+1) or decremented (-1) as shown in table 1.

Table 1. Instruction SE and cursor address

	tion SE NDITION	Automatic INC/DEC of the Cursor Address	
(w) (R)			
0 0		No automatic inc or dec	
0 1		Inc or dec after execution of instruction RD	
1 0		Inc or dec after execution of instruction WD	
1	1	Inc or dec after execution of instruction RD and WD	

The increment and decrement of the cursor address register are executed within the display data region and the character generator region, respectively, of the RAM.

The Fig. 1 is an example (of 4 kinds of configurations) in which the RAM is divided into the display data region and




Fig.1 Example of dividing RAM

the character generation region. The increment and the decrement of the cursor address is as shown on the boundaries of the respective regions are as shown in table 2.

Table 2. Cursor Address

RAM	Cursor Address					
Region	Before inc/dec	After inc	After dec			
	(00)16	(01)16	(9F) ₁₆			
DD RAM	(9F) ₁₆	(00)16	(9E) ₁₆			
	(A0) ₁₆	(A1) ₁₆	(FF) ₁₆			
CG RAM	(FF) ₁₆	(AO) ₁₆	(FE) ₁₆			

The boundary conditions in the increment and the decrement of the cursor address are displayed in 2 lined and 4 lines so that the conditions will remain the same as in the above table even when the RAM region is further subdivided.

6 DISPLAY START ADDRESS REGISTER

This is the register for determining the relative relationship between the position of the displayed character in the LCD and the address of the DD RAM in which the character is written.

The content of the display start address register designates the address of the RAM in which the character code of the character to be displayed in the first digit on the left end of the LCD.

The range of the display start address varies with the size of the RAM region and the number of displayed lines.

In the case of 2-line display, the display start addressed for

the first line and the second line have a common value, and in the case of 4-line display, the display start addresses for the first through fourth lines have a common value. In the case of display of more than 2 lines, the value of the display start address of the first line is used as the value of the display start address. Accordingly, the range of the display start address is given depending upon the size of the RAM region and the number of display lines, as table 3.

Table 3. Range of display start address

Instruc	ction SF DD RAM Region		Range of Display Start Address				
RA:	RA₀	LUU HAM Hegion	1-line Display	2-line Display	4-line Display		
0	0	256 words (00) ₁₆ ~(FF) ₁₆	(00) ₁₆ ~(FF) ₁₆	(00) ₁₆ ~(7F) ₁₆	(00) ₁₆ ~(3F) ₁₆		
0	1	224 words (00) ₁₆ ~(DF) ₁₆	(00) ₁₆ ~(DF) ₁₆	(00) ₁₆ ~(6F) ₁₆	(00)16~(37)16		
1	0	192 words (00) ₁₆ ~(BF) ₁₆	(00) ₁₆ ~(BF) ₁₆	(00) ₁₆ ~(5F) ₁₆	(00) ₁₅ ~(2F) ₁₆		
1	1	160 words (00) ₁₆ ~(9F) ₁₆	(00) ₁₆ ~(9F) ₁₆	(00) ₁₆ ~(4F) ₁₆	(00) ₁₆ ~(27) ₁₆		

By setting a display start address in the display start address register with the instruction WS, it is possible to display starting with the first digit of the LCD, from an arbitrary address of the DD RAM.

The content of the display start address register can be read with the instruction RS.

By incrementing (+1) or decrementing (-1) the content of the display start address register with the instruction MA, the position of the liquid crystal display with respect to the



RAM can be shifted upward or downward.

After writing or reading the data with the instruction WD or RD, it is possible to automatically increment (± 1) or decrement (± 1) the content of the display start address register by designating the entry mode with the instruction SE. This is shown in table 4.

Table 4. Instruction SE and display start address

tristruc	tion SE	
DSP CO	CONDITION Automatic inc/dec of Display Sta	
(w)	(R)	
0	0	No automatic inc or dec
0	1	fnc or dec after execution of the instruction RD
1	0	Inc or dec after execution of the instruction WD
1	1	Inc or declafter execution of the instructions RD and W

The increment and the decrement of the content of the display start address register are executed within the data region for the first line in the display data region of the RAM. The relation between the RAM address and the content of the display start address register will now be explained, when the RAM is divided into 160 words of DD RAM and 96 words of the CG RAM (one of the 4 possible configurations).

An example of the case of 1-line of LCD (for 160 words of DD RAM and 96 words of CG RAM); Fig. 2.




Fig.2 DD/CG RAM

When the content of the display start address register is (17)₁₆, the liquid crystal display will be as Fig. 3.




Fig.3 Example of display address

Here, if the content of the display start address register is incremented (± 1) , the result becomes $(18)_{16}$, and the LCD display will be given by Fig. 4.




Fig.4 Example of display address

Visually, the content of the displayed content looks as if it is shifted to the left. Similarly, when the content of the display start address register is decremented, the displayed content looks as if it is shifted to the right. When the display start address is situated on the boundary of the display data region of the RAM, if the display start address is incremented or decremented, the result will be as shown in table 5.

Table 5. Change of display start address

Display Start Address						
Before inc/dec After inc After dec						
(00)16	(01)16	(9F) ₁₆				
(9F) ₁₆	(00)16	(9E)16				

An example of the case of 2-line of LCD (for 160 words of DD RAM and 96 words of CG RAM); Fig. 5.




Fig.5 DD/CG RAM

When the content of the display start address register is (17)₁₆, the LCD is given by Fig. 6.




Fig.6 Example of display address

When the content of the display start address register is incremented, the result becomes (18) 16, and the LCD becomes as shown in Fig. 7




Fig.7 Example of display address

The displayed contents of the first and the second lines look visually as if they are simultaneously shifted to the left. Similarly, if the content of the display start address register is decremented, the displayed contents of the first and the second lines look as if they are shifted simultaneously to

the right. When the display start address is situated on the boundary of the display data region of the first line of the RAM, by incrementing or decrementing the display start address the result becomes as shown in table. 6.

Table 6. Change of display start address

Display Start Address							
Before inc/dec After inc After dec							
(00)18	(01) ₁₆	(4F) ₁₆					
(4F) ₁₆	(00)16	(4E) ₁₆					

Case of 4-line LCD (for 160 words of DD RAM and 96 words of CG RAM); Fig. 8.




Fig.8 DD/CG RAM

When the content of the display address register is (17)₁₆, LCD will be as Fig. 9:




Fig.9 Example of display address

When the content of the display start address register is incremented, the result is $(18)_{16}$, and the LCD will be given by Fig. 10




Fig.10 Example of display address

The displayed content of the first, second, third and fourth lines look visually as if they are shifted sumultaneously to the left. Similarly, if the content of the display start address register is decremented, the displayed contents of the first, second, third and fourth lines look as if they are shifted simultaneously to the right. When the display start address is situated on the boundary of the display data region of the first line of the RAM, if the display start address is incremented or decremented, the result will be given by table 7

Table 7. Change of display start address

Display Start Address					
Before inc/dec	After inc	After dec			
(00)16	(01)16	(27)16			
(27)16	(00)16	(26),6			

7 DISPLAY ADDRESS REGISTER

Thig is the register for designating the address of a displayed data of the RAM to be displayed by the liquid crystal.

To read all of the displayed data of the RAM during the times for the respective common signals, convert them to a character pattrern, and transfer them to the column driver; the content of the display address register is continuously and successively changed from the display start address, and the RAM address is scanned and designated.

8 ADDRESS DATA CONTROL

This is to execute display processig, instruction processing, and more for the address and data of the RAM and the ROM by controlling the cursor address register, display start address register, display address register, and so forth.

9 DISPLAY DATA/CHARACTER GENERATOR RAM (DD/CG RAM)


This is the RAM for storing the data and the character fonts for the character generator to be displayed by the liquid crystal. There are altogether 256 words, each word consisting of 9 bits. The 256 word RAM can be divided into a region to be used for display data (DD RAM) and a region to be used by the character generator (CG RAM). The division of the RAM into the DD RAM and the CG RAM is carried out by the instruction SF, and there are 4 kinds of divisions (table 8):

Table 8. Instruction SF and RAM word number

Instruc	tion SF	RAM Word Number (9bits for a word			
R/	M	DD RAM	!		
RA ₁ RA ₀		DURAM	CG RAM		
0	0	256 words	0 words		
0	1	224 words	32 words		
1	0	192 words	64 words		
1	1	160 words	96 words		

9-1 Display Data RAM (DD RAM)

When 9 bits of a word in the RAM are used as a display data, 8 bits are used for display character code and the remaining 1 bit is used for underline display.



Data for designating whether there should be an underline, with one character as a unit.

Character code (display data) for designating one font out of 256 kinds.

Fig.11 RAM data.



M50530-XXXFP

DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER


The DD RAM is given the composition of table 9 by the duty which designates one of 1-line display, 2-line display, and 4-line display, and the font setting instruction SF.


Next, the addresses for each display line of the DD RAM and the addresses of the CG RAM will be shown in the diagram (9-1-1 \sim 9-1-4) for each of these 4 kinds of RAM composition.


Table 9. Instruction SF and RAM composition

	l	1-line Display	2-line Display	4-line Display
Instru-	Font 1	Duty 1/8	Duty 1/16	Duty 1/32
SF	8/12 0	Duty 1/12	Duty 1/24	Duty 1/48
	DT ₁	0	0	1
RA ₁	D _{To}	0.	1	0
0	0	1 line×256 words	2 line X 128 words	4 line X 64 words
0	1	1 line X 224 words	2 line X112 words	4 line × 56 words
1	0	1 tine XT92 words	2 line × 96 words	4 line × 48 words
1	1	1 line×160 words	2 line × 80 words	4 line X 40 words


9-1-1 Case of 256 words for DD RAM and 0 word for CG RAM










9-1-2 Case of 224 words for DD RAM and 32 words for CG RAM










9-1-3 Case of 192 words for DD RAM and 64 words for CG RAM








9-1-4 Case of 160 words for DD RAM and 96 words for CG RAM



9-2 Character Generator RAM (CG RAM)

In the CG RAM the user can write an arbitrary font of 5×7 dots or 5×11 dots. A maximum of 12 character fonts in the case of 5×7 dots, and a maximum of 6 fonts in the case of 5×11 dots, can be written in the CG RAM.

The address of the CG RAM which is written a character font and the character code of the character font are made to correspond in a 1 to 1 fashion as shown in the diagram (9-2-1~9-2-4).



Next, an example of constructing a character font from an address and a data of the CG RAM for each character

code will be described.

CHARACTER FONT OF 5X7 DOTS

Example for character code(FE)₁₆

CG RAM upper addresses determined by character code

Example for character code(FF),6

CG RAM Address													
Α,	A ₆	A ₅	A ₄	A ₃	A ₂	Α,	A ₀						
					0	0	0						
					0	0	1						
					0	1	0						
	1 1 1	1	0	0	1	1							
•		•	U	1	0	0							
					1	0	1						
				1	1	0							
					1	1	1						
						0	0	0					
					0	0	1						
												0	1
1	,			1	0	1	1						
	•	'	•	'	1	0	0						
					1	0	1						
				ĺ	1	1	0						
					1	1	1						

CG RAM Data D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 Example for character 0 /// 0 /// 0 pattern "A" 0 0 0 0 0 0 0 0 0 0 0 0 0 Example for character 1 0 0 1 1 0 0 3 pattern "B" 0 0 0 0

The portion of the CG RAM marked with an "*", namely, data D_7 D_6 D_5 and data $D_7 \sim D_0$ in which the address for A_2 A_1 A_0 is $(111)_2$, will not be used as a pattern for a character font. However, it can be used for general data RAM.

CHARACTER FONT OF 5×11 DOTS

	CG RAM Address							
	Α,	A ₆	A ₅	A ₄	Аз	A ₂	A ₁	Ao
					0	0	0	0
	1				0	0	0	1
	-				0	0	1	0
					0	0	1	1
Example for character					0	1	0	0
code(FE) ₁₆	1				1	0	1	0
				1	0	1	1	0
	1	1	1	0	0	1	1	1
		•	•		1	0	0	0
					1	0	0	1
				į	1	0	1	0
					1	0	1	1
					1	1	0	0
				:	1	1	0	1
00 B444				1	1	1	1	0
CG RAM upper addresses determined					1	1_	1	1
by character code	-			1	0	0	0	0
					0	0	0	1
	ĺ			i	0	0	1	0
				i	0	0	1	1
					0	1	0	0
				- !	0	1	0	1
					0	1	1	0
	1	t	1	1	0	1	1	1
		•	•	• :	1	0	0	0
Example for character					1	0	0	1
code(FF) ₁₆					1	0	1	0
					1	0	1	1
					1	1	0	0
ŀ				i	1	1	0	1
					1	1	1	0
					1	1	1	1

The portion marked with an "*", namely data D_7 D_6 D_5 and data $D_7 \sim D_0$ in which the address A_3 A_2 A_1 A_0 is in the range from $(1011)_2$ to $(1111)_2$, will not be used as a pattern for character font. However, it can be used for general data RAM.

To write and read character pattern data for character font from the CG RAM, the address is set in the cursor address register with the instruction WC, analogous to the case of writing and reading a data from the DD RAM. Writing and reading are executed with the instructions WD and RD using 8 bits per word. Of the 8 bits in a word 5 bits are made to correspond to 5 dots in a line as character pattern data for the character font. The bits of the CG RAM data, $(1)_2$ corresponds to the display selection by the LCD dots while $(0)_2$ corresponds to the nondisplay selection. In the case of a character font of 5×7 dots, the bit is written 7 words for 7 line portions, and in the case of a character font of 5×11 dots, it is necessary to write the bit for 11 words for 11 line portions.

10 CHARACTER GENERATOR ROM (CG ROM)

This is the ROM for generating a fixed character tont from the character codes with display data 8 bits. The content of CG ROM (character fonts) is programable by mask ROM. 256 kinds of character fonts of 5×7 dots or 5×11 dots as dot-matrix characters can be stored.

These 256 kinds of font represent the sum of the number of the character fonts generated in the CG RAM and the number of the character fonts generated in the CG ROM. Accordingly, the number of fonts that can be generated in the CG RAM and the CG ROM varies depending upon the division ratio of the DD RAM and the CG RAM regions and also upon whether using 5×7 dots or 5×11 dots. Those combinations are shown in table 10.

The relationship between the range of the character codes corresponding to the CG RAM and the range of the character codes corresponding to the CG ROM will now be shown.

Of the character codes, the space code is a special code which is used for the clear display. All of the dot bits in the character font 5×11 dots for the CG ROM content that corréspond to the space code are $(0)_2$, indicating nondisplay. And the space code must be set up between from character code $(00)_{16}$ to $(F3)_{16}$.


When the DD RAM content is cleared by the autoclear or the instruction CH, all of the display data go to the space code.

Table 10. Display font number


Dot Matrix	Ins	truction	SF	CG	RAM	CG ROM
Composition	Font 8/12	ЯA,	RA ₀	Memory Capacity(words)	Font Number(kinds)	Font Number(kinds)
		0	0	0	0	256
5×7		0	1	32	4	252
dots	' [1	0	64	8	248
	L i	t	1	96	12	244
		0	0	0	0	256
5×11	n [0	1	32	2	254
dots	! " [1	0	64	4	252
	[]	1	1	96	6	250



CASE OF CHARACTER FONT OF 5×7 DOTS



CASE OF CHARACTER FONT OF 5×11 DOTS




11 SERIES/PARALLEL CONVERSION CIRCUIT

This is the circuit for sending a parallel font pattern data from the CG ROM or the CG RAM to the column driver by converting it to a serial data.

12 DISPLAY, CURSOR, AND BLINK CONTROLS

They control the ON/OFF of the LCD, cursor display, blinking display, and so forth. Various display modes given below can be set using the instruction SD.



- · ON/OFF of the entire display
- . ON/OFF of the cursor
- o ON/OFF of the underline display
- · Blinking of the cursor display
- Blinking of a character at the cursor position

By the use of the instruction SB, 1 blinking frequency can be selected out of the following 4 kinds.

0.5Hz 1Hz 2Hz 4Hz

(for an oscillation frequency of about 2.5MHz)

The cursor will be displayed on the lowest line of the font matrix as indicated below.




Fig.12. Position of character font and cursor.

The cursor display and the blinking display will be displayed at the digit position of the RAM display data which is designated by the cursor address register.

When the content of the cursor register is $(69)_{16}$ and the content of the display start register is $(17)_{16}$, the display positions of the cursor and the blinking are as shown below.

• 1 line of LCD (for 160 words of DD RAM and 96 words of CG RAM)

Cursor position

Digit of LCD	1st digit	2nd digit	 ,	81st digit	82nd digit	83rd digit	84th digit	59th digit	160th digit
1-line LCD	R(17) ₁₆	R(18) ₁₆		R(67) ₁₆	R(68) ₁₆	R(69) ₁₆	R(6A) ₁₆	R(15) ₁₆	R(16) ₁₆

• 2 lines of LCD (same conditions as above)

Cursor position

Digit of LCD	1st digit	2 digit	3rd digit	4th digit	5th digit	77th dìgit	78th	79th digit	80th digit
LCD/ 1st line	R(17) ₁₆	R(18) ₁₆	R(19) ₁₆	R(1A) ₁₆	R(18) ₁₆	R(13) ₁₆	R(14) ₁₆	R(15) ₁₆	R(16) ₁₆
2nd line	R(67) ₁₆	R(68) ₁₆	R(69) ₁₆	R(6A) ₁₆	R(6B) ₁₆	FI(63) ₁₆	R(64) ₁₆	R(65) ₁₆	R(66) ₁₆

• 4 lines of LCD (same conditions as above)

Cursor position

Digit of LCD	tst digit	2nd digit	3rd digit	4th digit	5th digit	 37th digit	38th digit	39th digit	40th digit
LCD/ 1st line	R(17) ₁₆	R(18) ₁₆	R(19) ₁₆	R(1A) ₁₆	R(1B) ₁₆	R(13), ₆	R(14) ₁₆	R(15) ₁₆	R(16) ₁₆
2nd line	R(3F) ₁₆	R(40) ₁₆	R(41) ₁₆	R(42) ₁₆	R(43) ₁₆	R(3B) ₁₆	R(3C) ₁₆	R(3D) ₁₆	R(3E) ₁₆
3rd line	R(67) ₁₆	R(68) ₁₆	R(69) ₁₆	R(6A) ₁₆	R(6B) ₁₆	R(63) ₁₆	R(64) ₁₆	R(65) ₁₆	R(66) ₁₆
4th line	R(8F) ₁₆	R(90) ₁₆	R(91) ₁₆	FI(92) ₁₆	R(93) ₁₆	R(8B) ₁₆	R(8C) ₁₆	R(8D) ₁₆	R(8E) ₁₆

13 COMMON SIGNAL OUTPUT CIRCUIT

There are 32 lines of common signal drive output which directly drive the common side of the LCD.

Therefore, it is possible to directly drive the common signals with the display duties ranging from 1/8 to 1/32. Further, by connecting a common driver for expansion, M50521FP or M50524FP in the outside, it becomes possible to drive common signals up to a duty of 1/48. The output signal CMD is the common signal to be sent to the external common driver.

The unused common drive outputs become nondisplay selection signals. For example, when duty is 1/16, the common outputs COM1~COM16 output common scanning signals, but COM17~COM32 always output nondisplay selection signals.

The instruction SF can set the character font and the duty, and the number of display lines and the effective common signal are given as shown in the Table. 11.

14 COLUMN SIGNAL OUTPUT CIRCUIT

The display data which is converted to a character font pattern is sent to a 40-bit shift register as serial pattern data, and is then latched.

The latched output controls the driver to output 40 lines of column signals that directly drive the fiquid crystal display. With the 40 lines of column signals it is possible to directly drive an 8 digit portion LCD for either a 1-line, 2-line, or 4-line display.

The number of displayed digits can be expanded by transferring the character font pattern data to an external column driver (M50521FP or M50524FP) from the column data output signal CLD. Depending upon the number of bits of the column driver (which is connected externally) it is possible to expand the character display from an arbitrary digit number to a maximum digit number.

15 TIMING SIGNAL GENERATING CIRCUIT

The oscillation circuit generates various kinds of internal timing signals to be used for display processing, instruction processing, and so forth.

In addition, the circuit generates timing signals for controlling the external LCD driver in order to expand the digit number of the LCD.

The processig of an instruction is executed totally independently of the LCD processing so that there will be no change in the processing time of LCD which is determined by the duty employed.

Further, the period for tiquid crystal to display all of the display patterns once, (the period of the common signal) depends only on the oscillation frequency. The period of the cursor/character display blinking, also depends only on the oscillation frequency.

Table 11. Effective common signal output

0 1	ln	struction :	SF		Number of	Effective Common
Character Font	Font 8/12	DT,	DΤο	Duty	Display Lines	Signal Output
		0	0	1/8	1	COM1~COM8
5 × 8 dots	1	0	1	1/16	2	COM1~COM16
		1	0	1/32	4	COM1~COM32
	Ţ	0	0	1/12	1	COM1~COM12
5 X12 dats	0	0	1	1/24	2	COM1~COM24
	ĺ	1	0	1/48	4	*COM1~COM32

<sup>By the use of an external common driver for expansion COM33~COM48 can be generated.

A second of the common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of an external common driver for expansion COM33~COM48 can be generated.

By the use of the common driver for expansion COM33~COM48 can be generated.

By the common driver for expansion common driver for expansion COM33~COM48 can be generated.

By the common driver for expansion common driver for</sup>




16 OSCILLATOR

To generate an internal clock, it is possible to let the builtin oscillator induce self-oscillation by connecting a simple external part. It is also possible to input a clock to the oscillator from the outside.

16-1 Using an external clock

Input the external clock to the oscillator input terminal OSC1, and leave the oscillator output terminal OSC2 disconnected.



 $T_H + T_L = 330 \sim 500 ns$

16-2 Using built-in oscillator

(16-2-1) The built-in oscillator can be set to oscillate by connecting an external resistor for oscillation between the terminals OSC1 and OSC2.

Try to minimize the wire length for connecting the resistor in order to reduce the external capacitance to be connected to the terminals OSC1 and OSC2.

(16-2-2) It is possible to set the built-in oscillator into oscillation by connecting a ceramic vibrator between the terminals OSC1 and OSC2 as in the figure.


Next, the oscillation frequency of the oscillator and the period of the common signal are related by the following equations:

equations:

$$T_{COM} = \frac{36864}{f_{OSC}}$$
 Here, T_{COM} : Period of common signal (s)

$$f_{\text{COM}} = f_{\text{OSC}}$$
 f_{COM} : Inverse of T_{COM} (Hz)
 $f_{\text{OSC}} = f_{\text{OSC}}$: Oscillation frequency (Hz)

For example, to obtain 70Hz for f_{COM} , f_{OSC} must be about 2.58MHz.



17 AUTOCLEAR

After closing the power supply, a built-in autoclear circuit is actuated to linitialize RAM and various kinds of mode flags. While the autoclear is in operation, the busy flag is set to $(1)_2$.

- $^{\circ}$ All of the 8bit display data of the RAM display data region are set to the space code, and all of the underline bits are set to $(0)_2$ (nondisplaying)
- $^{\circ}$ The display start address and the cursor address are set to (00) $_{16}.$
- The mode flags to be used for the instructions are initial-

ized as Fig. 13

To operate the autoclear circuit without failure please be sure to let the power supply V_{DD} satisfy the conditions indicated in Fig. 14. When these conditions are not fulfilled, it is necessary to meet the conditions by the execution of instructions.

Function mode	1/00	FONT	DL	JTY	R/	AM.
(Instruction SF)	8/4	8/12	DT ₁	DΤο	RA,	RAo
	1	0	0	0	0	0
Entry mode	-				T .	
•	CSR	CSR CQ	NOITION	DSP	DSP CO	NOITION
(Instruction SE)	D/I	W	R	D/I	W	R
	0	0	0	0	0	0
Display mode	DSP	CSR	UND	CSR	CHR	
(Instruction SD)		ON/OFF				
	0	0	0	1	1	
Underline mode (Instruction SU)	USR ON/OFF 0	UND S/R				
Blinking mode (Instruction SB)	BLINK B ₁	FREQ B ₀				

Fig.13 Mode of initialization





Fig.14 V_{DD} waveform

An example of a software initialization method is shown below.



M50530-XXXFP

DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER

INSTRUCTION CODE

Instruction Code

	Abbreviation	for	PC PC	WC.	RS	WS	Ĉ.	WD		88		SF		SE		S S	MA		Su	I.W.		es S	₩ H	O T	NOP
	Execution	Time for	20μs	20µs	20µ8	20µ\$	20 μ s	20µs		0		20µs		20,4\$		20µ\$	20µs		20,4.\$	2043		20 n s	20µs	1.25ms	20µs
	- Citatoria Cita	וופת לכווכאן בחוכנווכא	Read cursor address of RAM	Write cursor address of RAM	Read display start address	Write display start address	Read RAM data	Write RAM data		Read busy flag and other flags		Set function mode		Set entry mode		Set display mode	Shift cursor/display-start address		Set underline mode	Write RAM underline bit		Set blinking frequency	Cursor home and display start address home	Clear cursor of DD RAM display data home, and display start address home	No operation
8 0	Input to 1.St	Output from LSI	Output	Input	Output	fnput	Output	Input		Output		- Judut		indu		ndu.	Input		Input	Input		Input	Input	Input	Input
		0	AD _o	AD	ΑĐο	ΑD	റ്	صٌ	RAM	HA ₆	RAM	R A	NOILION	Œ	CHR	BLINK	DSP D/I	QND	S/R	CSR	FREG	æ	* -	-	
		-	AD,	AD.	AD,	ΑĐ	٥	٥	8	RA,	8	RA,	DSP CONDITION	٨	CSR	BLINK	DSP	HSD	ON/OFF	OND S/B	BLINK FREO	ē	-		
		2	AD2	AD ₂	AD2	AD,	6	ດ້	;	4 4 2	DUTY	DTo	DSP	ŏ	OND	ON/OFF	CSR D/I		-	0	,	-			
	B	3	AD ₃	A D ₃	AD,	AD3	δ	ů	X	500	Ω	0T,	CSR CONDITION	æ	CSR	ON/OFF ON/OFF ON/OFF	CSR		-	-					İ
apo	۵	4	AD,	AD,	AD.	AD,	ď	å	FONT	8/12	FONT	8/12	CSR CO	≩	DSP	ON/OFF	-				_				
Instruction Code		2	ADs	ΑO°	AD ₅	ADs	å	o ^{\$}	0/1	8/4	0/1	8/4	CSB	۵	-	.							0		
Ē		မ	AD _e	AD _s	AD,	ADs	රී	<u>م</u>	6,14			-	-												-
		7	AD,	AD,	AD,	AD,	٥,	٥,	BUSY		-														
	W/W		-	0	-	o	-	0	-					•					0						
	200/	2	-		0		-											0			•				
	20/1	-		-					_							-	0							•	

MITSUBISHI

DESCRIPTION OF INSTRUCTIONS 1 THE READ CURSOR ADDRESS INSTRUCTION (RC)

READ DD/CG RAM CURSOR ADDRESS

This instruction reads the cursor address which designates the RAM address. It reads the 8-bit $(AD_7 \sim AD_0)$ cursor address register to the data bus $(DB_7 \sim DB_0)$.

The most significant bit (MSB) of the address data is AD_7 and the least significant bit (LSB) is AD_0 .

The cursor address can be used for address designation of writing and reading for both DD RAM and CG RAM.

This instruction enable the value of the current cursor address to be determined.

2 THE WRITE CURSOR ADDRESS INSTRUCTION (WC)

WRITE DD/CG RAM CURSOR ADDRESS

This instruction writes a cursor address which designates the RAM address. It writes the 8-bit data $(AD_7 \sim AD_0)$ on the data bus $(DB_7 \sim DB_0)$ to the cursor address register.

The most significant bit (MSB) of the address data is AD_7 and the least significant bit (LSB) is AD_0 .

The cursor address can be used in address designation for writing and reading of both DD RAM and CG RAM.

3 THE READ DISPLAY START ADDRESS INSTRUCTION (RS)

READ DISPLAY START ADDRESS

This instruction reads the display start addres.

It reads the 8-bit $(AD_7 \sim AD_0)$ display start address register to the data bus $(DB_7 \sim DB_0)$.

The most significant bit (MSB) of the address data is AD_7 and the least significant bit (LSB) is AD_0 .

The display start address conforms to the RAM address that corresponds to the leftmost digit of the LCD.

This instruction enable the current value of the display start address to be determined.

4 THE WRITE DISPLAY START ADDRESS INSTRUCTION (WS)

WRITE DISPLAY START ADDRESS

This instruction writes the display start address.

It writes the 8-bit data $(AD_7 \sim AD_0)$ on the data bus $(DB_7 \sim DB_0)$ to the display start address register.

The most significant bit (MSB) of the address data is AD_7 and the least significant bit (LSB) is AD_0 .

The display start address corresponds to the RAM address that corresponds to the leftmost digit of the LCD. In the 2-line and 4-line display, the display start address agrees with the RAM address that corresponds to the leftmost digit fo the first line.

The region of the display start address for various DD RAM regions and numbers of display lines are shown Table.12. Choose the display start address within the range indicated.

instruction code

1 1 1 AD ₇ AD ₈ AD ₅ AD ₄ AD ₃ AD ₂ AD ₁ A	I/OC 1	1/OC 2	R/W	DB ₇	DB₀	DB ₅	DB₄	DB₃	DB ₂	DB,	DΒα
	1	1	t	AD ₇	AD ₆	AD ₅	AD₄	AD ₃	AD ₂	AD,	AD ₀

Input to the LSI Output from the LSI

Instruction code

1/OC	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	DB ₃	DB₂	DΒι	DB ₀
1	1	0	AD ₇	AD ₆	AD ₅	AD₄	AD ₃	AD ₂	ΑDι	AD ₀

Input to the LSI

Instruction code

1/OC	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	DB ₃	DB₂	DB ₁	DB ₀
1	0	1	AD ₇	AD ₆	AD ₅	AD₄	AD ₃	AD ₂	AD ₁	ΑDο

Input to the LSi

Output from the LSI

Instruction code

1/0C 1	1/OC 2	R/W	D B ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DBo
1	0	0	AD ₇	AD ₆	AD ₅	AD4	AD ₃	AD ₂	AD ₁	AD ₀

Input to the LSI

Table 12. Range of display start address

Instruc	tion SF	1-tine Display	2-tine Display	4-line Display
	DT1	D	0	1
RA,	P _{A₀}	0	1	0
0	0	0~255	0~127	0~63
0	1	0~223	0~111	0~55
1_	0	0~191	0~ 95	0~47
1	1	0~159	0~ 79	0~39

5 THE READ RAM DATA INSTRUCTION

READ DD/CG RAM DATA

This instruction reads RAM data.

It reads the 8-bit data $(D_7 \sim D_0)$ of the DD RAM or CG RAM designated by the cursor address to the data bus $(DB_7 \sim DB_0)$.

The most significant bit (MSB) of the data is D_7 and the least significant bit (LSB) is D_0 .

After the RAM data is read, the cursor address or the display start address is incremented (± 1) or decremented (± 1) according to the entry mode conditions.

(See the entry mode instruction SE.)

6 THE WRITE RAM DATA INSTRUCTION (WD)

WRITE DD/CG RAM DATA

This instruction writes data to the RAM.

It writes the 8-bit data $(D_7 \sim D_0)$ of the data bus $(DB_7 \sim DB_0)$ to the DD RAM address or the CG RAM address which is designated by the cursor address.

The most significant bit (MSB) of the data is D_7 and the least significant bit (LSB) is D_0 .

When the system is set to USR=1, the instruction SU sets the underline bit of the cursor address RAM data to (1)₂ when UND S/R=1, and resets to (0)₂ when UND S/R=0. (See the underline mode set instruction SU.)

After writing data to the RAM, the cursor adoress or the display start address is incremented (± 1) or decremented (± 1) according to the entry mode conditions. (See the entry mode set instruction SE.)

Instruction code

1/OC 1_	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	DB ₃	D8₂	DB,	DB ₀
0	1	1	D ₇	D ₆	D ₅	D ₄	D_3	D2	D ₁	Do
tnpu	t to the	LSI			Oı	utout fro	m the l	S1		

Instruction code

1/00	1/OC 2	R/W	DB,	DB₅	DB ₅	DB₄	DB₃	DB ₂	DB,	D8 ₀
0	1	0	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D,	Do

Input to the LSt

7 THE READ BUSY FLAG AND FUNCTION FLAGS INSTRUCTION (RB)

READ BUSY FLAG & FUNCTION FLAGS

Instruction code

0 0 1 BUSY 4µ2 1/O FONT BUSY 4µ2 RAM RA1 F		1/OC 1	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	DB ₃	DB ₂	DB,	DB _Q
8/4 8/12 BUST 4/12 RAL F	ł	^	0		puev	49	1/0	FONT	BLICY	40	R/	M
	ı	٠	٥		5031	422	8/4	8/12	1000	9112	FlA ₁	RA₀

Input to the LSI

Output from the LSI

The busy flag and the 4 function mode flags are read to the data bus($DB_7 \sim DB_0$) by this instruction. In DB_7 and DB_3 the status of the busy flags (which show whether an instruction other than the instruction RB is in execution) is read.

If BUSY=1, the LSI is executing an instruction.

If BUSY=0, instruction execution is completed.

The busy flags are the flags which show whether the M50530-XXXFP can accept an external instruction. Therefore, when it is desired to issue an external instruction other than the RB to M50530-XXXFP, be sure to read the busy status using instruction RB. If BUSY=1, issue the instruction RB repeatedly until BUSY=0. Issue the next instruction after confirmation that BUSY=0.

In DB₅, DB₄, DB₁, and DB₀, the flag status of the 4 function modes that were set by the function mode set instruction SF and read out.

1/O 8/4 Interface data length flag

FONT 8/12 Font flag

RA₁, RA₀ RAM region flags

In DB₆ and DB₂ ($4\mu2$) the flag statuses indicating the current instruction state of the M50530-XXXFP are output to the interfaces with the 8-bit and 4-bit microcomputers.

When $85/\mu c$ is in the "L" state, the result of execution of the instruction RB is as shown in Table. 13.

It is to be noted that when $85/\mu c$ is in "H" state, DB₆ and DB₂ always go to "L" state.

Show in Fig. 15, an example of status discrimination by means of the flags is presented.

8 THE SET FUNCTION MODE INSTRUCTION (SF)

SET FUNCTION MODE.

Instruction code

1/OC	1/OC 2	R/W	DB ₇	DB ₆	DB₅	DB₄	DB ₃	DB ₂	DB,	DBa
0	0		1		1/0	FONT	DU	ΙΤΥ	R/	M
	U		_ '		8/4	8/12	DT ₁	DTo	RA,	RAo

Input to the LSI

This instruction sets up the interface width, font, duty, and RAM region.

These prerequisites to the internal data processing are set by the instruction code as follows.

The I/O 8/4 determines the width of the data to be transferred through the external interface.

 \circ I/O 8/4 = 1 : The 8 tines of the input/output data bus (DB₇~DB₀) are used for the transfer of 8-bit data. Interfacing with an 8-bit μc is possible.

 \circ I/O 8/4=0 : 8-bit data is transferred in 2 portions (the upper 4 bits and the lower 4 bits), by using the high nibble (DB₇ \sim DB₄) of the 8 input/output data bus (DB₇ \sim DB₀).

Interfacing with a 4-bit μc is possible.

The FONT 8/12 determines the dot matrix composition for one character font.

FONT 8/12=1: The font for 1 digit is composed of 5×8 dots. Of these, 5×7 dots are for the character font, and the 5×1 dots in the bottom row are for the cursor.

FONT 8/12=0: The font for 1 digit is composed of 5 X
 12 dots. Of these 5×11 dots are for the character font, and the 5×1 dots in the bottom row for the cursor.

The DUTY (DT $_1$ and DT $_0$) sets the duty and the line number of the display. The RAM (RA $_1$ and RA $_0$) sets the DD region and the CG region.

This is shown in Table, 14.

Table 13. Result of excuted instruction RB.

					Data	BUS				
		OB ₇	DB ₆	DB ₅	DB ₄	DB₃	DB ₂	DB,	DB ₀	
		BUSY	4μ2	I/O 8/4	FONT 8/12	BUSY	4 μ 2	RA ₁	RA ₀	
8-bit	mode	BUSY	Ł	н	8/12	BUSY	"L"	RA ₁	RAo	Result of execution in 8-bit operation mode
4-bit	First half data	BUSY	·L"	*L"	8/12					Result of execution in first 4-bit operation mode
mode	Second half data	BUSY	-н-	RA,	RA ₀					Result of execution in second 4-bit operation mode




Fig.15 Example of status discrimination

Mode discrimination method at the time of turning on the power supply (when the power on clear is inoperative)

Table 14. Region of RAM

Inetru	ction SF		RAM (9 bits for 1 Word)				
manu	Clion 3r		DD RAM					
		1-fine Display	2-line Display	4-line Display		CG RAM		
	FONT 1	Duty 1/8	Duty 1/16	Duty 1/32				
8/12 0		/12 0 Duty 1/12 Duty 1/24 Duty 1/48					CG character	
	DT	0	0	1		FONT 8/12		
RA,	P _{Ao}	0	1	0		1	0	
0	0	1 line X 256 words	2 line × 128 words	4 tine X 64 words	Oword	Ocharacter	Ocharacter	
0	1	1 line X 224 words	2 line X ! 12 words	4 line × 56 words	32words	4character	2character	
1	0	1 line X192 words	2 line X 96 words	4 line × 48 words	64words	8character	4character	
1	1	1 line×160 words	2 line X 80 words	4 line X 40 words	96words	12character	6character	

Please refer to item DD/CG RAM Regarding the RAM addresses.

9 THE SET DISPLAY MODE INSTRUCTION (SE)

SET ENTRY MODE

This instruction determines whether the cursor address or the display start address is incremented (+1) or decremented (-1) after writing a data in the RAM with the instruction WD, or after reading a data from the RAM with the instruction RD.

The conditions for the cursor address and the display start address can be set independently of each other. The setting conditions are shown in Table 15, 16.

Instruction code

1/OC	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	DB ₃	DB₂	DB ₁	ОВ₀
0	0	0	0	1	CSR D/I	CSR CO	NOITION Pl	DSP D/I	DSP CO	NDITION R

Input to the LSI

Table 15. Cursor Address setting Conditions

CSR			
D/I			Cursor Address
×	0	0	No change in the cursor address occurs due to the instroction WD or RD.
1	0	1	The cursor address is decremented after reading the data with the instruction RD.
0	0	1	The cursor address is incremented after reading the data with the instruction RD.
1	1	0	The cursor address is decremented after writing data using the instruction WD.
0	1	0	The cursor address is incremented after writing data using the instruction WD.
1	1	1	The cursor address is decremented after execution of the instruction WD or RD.
0	1	1	The cursor address is incremented after execution of the instruction WD or RD.

Table 16. Display Start Address setting Conditions

DSP	DSP DSP CONDITION D/I W R		
D/I			Display Start Address
×	0	0	No change in the display start address occurs due to the instruction WD or RD
1	0	1	The display start address is decremented after reading the data with the instruction RD.
0	0	1	The display start address is incremented after reading the data with the instruction RD.
1	1	0	The display start address is decremented after writing data with the instruction WD.
0	†	0	The display start address is incremented after writing data with the instruction WD.
1	1	1	The display start address is decremented after execution of the instruction WD or RD.
0	1	1	The display start address is incremented after execution of the instruction WD or RD.

M50530-XXXFP

DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER

10 THE SET DISPLAY MODE INSTRUCTION (SD)

SET DISPLAY MODE

Instruction code

1/OC	1/OC	R/W	DB ₇	DB€	DB ₅	DB4	DB ₃	DB ₂	DB ₁	D8 ₀
0	0	0	0	0	1	DSP ON/OFF		UND		

Input to the LSI

This instruction sets the display modes.

The following display modes can be set by this instruction

- DSP ON/OFF=1: This turns on all displays. DSP ON/OFF=0: This turns off all displays.
- CSR ON/OFF=1: This turns on the cursor display. CSR ON/OFF=0: This turns off the cursor display.
- UND ON/OFF=1: This turns on the underline display. UND ON/OFF=0: This turns off the underline display.
- CSR BLINK=1: This causes the cursor display to blink.

CSR BLINK = 0 : This displays the cursor display

without blinking.

 CHR BLINK=1: This causes the character display of the cursor position to blink.

CHR BLINK=0: This displays the character display without blinking.

The blink displays are presented as shown Fig. 16 depending upon the position of the cursor.

THE SHIFT CURSOR/DISPLAY-START ADDRESS INSTRUCTION (MA)

MOVE CURSOR/DISPLAY ADDRESS

Instruction code

1/OC	1/OC 2	A/W	DB ₇	DB ₆	DB₅	DB4	DB ₃	DB ₂	DB ₁	DBo
0	0	0	0	0	0	1	CSR	CSR D/I	DSP	DSP D/I

Input to the LSI

This instruction increments (+1) or decrements (-1) the cursor address or the display start address.

The cursor address and the display start address can be incremented or decremented independently of each other.

The results of the execution of the instruction code are as shown Table 17, 18.




Fig.16 Example of blinking

Table 17. Shift of cursor address

CSR	CSR	Cursor Address
Can	D/I	Cursor Address
0	×	No change occurs in the cursor address.
	١,	This decrements the cursor address.
l	'	The cursor appears to be shifted to the left.
		This increments the cursor address.
' .	0	The cursor appears to be shifted to the right.

Table 18. Shift of display start address

DSP	DSP 0/I	Display Start Address
0	×	No change occurs in the display start address.
1	0	The display start address is decremented. The display as a whole appears to be shifted to the right.
1	0	The display start address is incremented. The display as a whole appears to be shifted to the left.

12 THE SET UNDERLINE MODE INSTRUCTION (SU) *

SET UNDERLINE MODE

Instruction code

1/0C	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB4	OB ₃	DB ₂	DB ₁	DB ₀
0	0	0	0	0	0	0	1	1	USR ON/OFF	UND S/R

Input to the LSI

This instruction determines whether or not to set or reset the underline bit at the time of writing an 8-bit data in the RAM by means of the instruction WD.

The instruction code can set Table 19 conditions:

When display data for which the underline bit is set is displayed in the underline display mode, a (5×1) dot underline will be displayed at the bottom row position of the dot matrix (position where the 5×1 dot cursor line is displayed), in addition to the character display.

Since every word in the RAM carries an underline bit, one can set the underline display for every character displayed.




Table 19. Set underline mode.

USR ON/OFF	UND S/R	Underline Bit Set/Reset Mode
t	1	One can set the underline bit by means of the instruc- tion WD following the execution of this instruction SU.
t	0	One can reset the underline bit by means of the instruc- tion WD following the execution of this instruction SU.
0	×	The set/reset mode is canceled so that the underline bit will neither be set nor reset by the instruction WD.

13 THE WRITE UNDERLINE BIT INSTRUCTION (WU)

WRITE UNDERLINE BIT

Instruction code

I/OC 1	I/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB₄	DB ₃	DB ₂	De,	DBo
0	0	0	0	0	0	0	1	0	UND S/R	CSR 1

Input to the LSI

This instruction sets or resets the underline bit in the 9-bit data of the cursor address of the RAM. It can also increment the cursor address after setting or resetting. This instruction performs Table 20 operations.

When display data for which the underline bit is set is displayed in the underline display mode, a 5×1 dot underline at the position of the bottom row of the dot matrix (position where the cursor line with 5×1 dot is displayed) will be displayed, in addition to the display of characters.

Since every word of the RAM carries an underline bit, the underline display can be set for every word in the display.

Table 20. Set underline and cursor address

UND	CSR	11 - 1 - 2 - 2
S/R	1	Underline Bit/Cursor Address
1	1	After setting the underline bit, the cursor address is in- cremented.
1	0	This sets the underline bit. No change occurs in the cursor address.
0	1	After resetting the underline bit, the cursor address is incremented.
0	0	This resets the underline bit. No change occurs in the cursor address.

14 THE SET BLINK FREQUIENCY INSTRUCTION (SB)

SET BLINK FREQUENCY

This instruction sets the blinking frequency for the cursor line or a character situated at the position of the cursor. The blinking frequencies are assigned by the instruction code as Table 21.

Table 21. Blinking frequency

В,	B _c	Blinking Frequency
0	0	f _B =f _{OSC} /4718592
0	t	f _B =(f _{OSC} /4718592)× 2
1	o	t ₈ =(t _{OSC} /4718592)×4
1	1	t _e =(t _{osc} /4718592)×8

Here, fosc is the oscillation frequency of the oscillator

15 THE DISPLAY/CURSOR ADDRESS HOME INSTRUCTION (MH)

MOVE DISPLAY/CURSOR ADDRESS HOME

This instruction writes $(00)_{16}$ in the display start address register and the cursor address register. By this, both the display address and the cursor address are set to the home address.

16 THE CLEAR DISPLAY/ADDRESS HOME INSTRUCTION (CH)

CLEAR DISPLAY, MOVE DISPLAY/CUROR ADDRESS HOME

This instruction converts all of the 8-bit display data of the RAM display data region to the space code, and all of the underline bits to $(0)_2$ (nondisplaying.)

In addition, it writes $(00)_{16}$ to the display start address register and the cursor address register. By this, both the display start address and the cursor address are set to the home address.

17 THE NO OPERATION INSTRUCTION (NOP)

NO OPERATION

This is the instruction for doing nothing. No change occurs from this instruction.

Instruction code

	1/OC	1/OC 2	R/W	D87	DBs	DB ₅	DB₄	DB ₃	DB2	DB,	DB₀
	0	0	0	0	0	0	0	0	1	BLINK	FREQ
Į										В1	B₀

Input to the LSI

Instruction code

I/OC 1	1/OC	R/W	DB,	DB ₆	DB ₅	ÐB₄	DB ₃	DΒ ₂	OB,	DB₀
0	0	0	0	0	0	0	0	0	1	1

Input to the LSI

Instruction code

1/0C	1/OC 2	R/W	DB ₇	DB ₆	DB ₅	DB₄	DB ₃	DB ₂	DB ₁	OB ₀
0	0	0	0	0	0	0	o	0	0	1

Input to the LSI

Instruction code

1 2 R/W DB ₇ DB ₆ DB ₅ DB ₄ DB ₃ DB ₂ D6	DB ₀	56,	, DO2			505				2	1
--	-----------------	-----	-------	--	--	-----	--	--	--	---	---

Input to the LSI



INTERFACES WITH μ c AND μ p

M50530-XXXFP can interface directly with 4-bit μ c, 8-bit μ c and 8085 μ p .

1 The interface with 8-bit μ c

The 8-bit μ c and M50530-XXXFP are connected as Fig. 17: The output ports of the 8-bit μ c are connected to the EX, I/OC1, I/OC2, and R/W terminals of M50530-XXXFP, The input/output port of the 8-bit μ c, is connected to the data bus terminal of M50530-XXXFP.

By giving an input/output instruction to the 8-bit μ c, via the ports, to the I/OC1, I/OC2, R/W, and DB₇~DB₀ terminals, and by applying a start signal to the EX terminal, M50530-XXXFP will execute the instruction.

If one designates instructions other than RB (read busy flag and function flags) by IR (NOT RB), then M50530-XXXFP assigns (1)₂ to the busy flag to indicate that it is executing an instruction, when it is executing autoclear at the time of closing the power supply or it is executing an instruction IR (NOT RB). When the busy flag is set (1)₂, even if a subsequent instruction IR (NOT RB) is given, M50530-XXXFP will not execute it. Accordingly, in giving an instruction to M50530-XXXFP, it is necessary to examine, using the read busy flag instruction RB, whether the busy flag is (1)₂ or (0)₂. If it is (0)₂, an instruction IR (NOT RB) given next to M50530-XXXFP will be executed.

Fig. 18 is an example of instructions exchange between the 8-bit μc and the M50530-XXXFP timing sequence.





Fig.17 Interface with 8-bit μ c.



2 The interface with 4-bit μ c

The 4-bit μc and M50530-XXXFP are connected as shown Fig. 19.

The output ports of the 4-bit μc are connected to the EX, I/OC1, I/OC2, and R/W terminals of M50530-XXXFP, and the input/output port of the 4-bit μc is connected to the upper 4-bit terminals of M50530-XXXFP data bus (DB₇ \sim DB₄). The lower 4-bit terminals (DB₃ \sim DB₀) of the data bus are left disconnected, and will not be used in this case.

To simplify the explanation, the data bus instruction code $DB_7 \sim DB_0$ for the 8-bit is be renamed in the 4-bit μc mode. The upper 4-bit instruction code is defined as $UB_7 \sim UB_4$ and the lower 4-bit instruction code will be defined as $LB_3 \sim LB_0$.

Data Bus Instruction Code

Data Day mot	action Cosc
8-bit mode	4-bit mode
DB ₇	- UB ₇
DB ₆ ———	+ UB ₆
DB ₅	→ UB ₅
DB ₄	— → UB₄
DB ₃	LB ₃
DB ₂	ŁB₂
DB ₁	+LB₁
DB ₀	· ·LB _o

In the case of the 8-bit μc , the EX signal is applied one time to execute an instruction. However, in the case of the 4-bit uc mode the data bus is used twice to execute one instruction, as such it is absolutely necessary to start execution by applying the EX signal twice. Therefore, identical instruction codes are given to the I/OC1, I/OC2, and R/ W terminals for both the first and second times. UB7~UB4 are given to the data bus terminals DB7~DB4 the first time and LB₃~LB₀ the second time. If the instructions other than the read busy flag and function flags instruction RB are called IR (NOT RB), during execution of autoclear at the time of closing of the power supply and during execution of an instruction IR (NOT RB), M50530-XXXFP shows (1)2 for the busy flag, indicating that it is in execution of an instruction. When the busy flag is set (1)2, even when the next instruction IR (NOT RB) is given to M50530-XXXFP, the instruction will not be executed.

Therefore, busy flag status, $(1)_2$ or $(0)_2$, must be examined, by means of the read busy flag instruction RB before initiating an instruction. If the flag is $(0)_2$, the next instruction IR (NOT RB) given to M50530-XXXFP will be executed.




Fig.19 Interface with 4-bit μ c.

In the case of the 4-bit μ c, it is necessary to apply EX signal twice times for the execution of an instruction.

When the power supply is turned on, it is in the 8-bit μ c mode. If 4-bit μ c mode is desired, then instruction SF is given after confirming the completion of the autoclear operation. This is done with the use of the read busy flag and

function flags instruction RB subsequent to the closing of the power supply (at this time still in the 8-bit mode). The instruction SF at this time is 4-bit μ c mode instruction, and it is necessary to hold for two EX signals. Fig. 20 is a timing sequence diagram example of an instruction exchange between the 4-bit μ c and the M50530-XXXFP.




Fig.20 Interface timing with 4-bit μ c.

3 The interface with 8085 μ p (μ p mode)

The 8-bit μp 8085 and M50530-XXXFP are connected as shown in Fig. 21.

In this mode the signal terminals ALE, RD, WR, and IOM unique to the $8085\mu p$ are connected to the EX, R/W, I/OC1, and I/OC2 terminals of the M50530-XXXFP. The address data bus AD₇~AD₀ of the $8085\mu p$ is connected to the data bus DB₇~DB₀ of M50530-XXXFP.

The instruction codes I/OC1, I/OC2, and R/W from the μc mode are sent in this mode on the address data bus $AD_7{\sim}$ AD_0 .


The terminals for the signals R/W, I/OC1, and I/OC2 of the M50530-XXXFP become independent of the instruction codes, and come to be used exclusively for \overline{RD} , \overline{WD} , and IOM of 8085.

To give an instruction to M50530-XXXFP from the 8085, the 8085 input and output instructions IN and OUT are used. When the IOM singal is "H", the 8085 sends two kinds of data on the 8-bit address data bus $AD_7 \sim AD_0$. Of these, if the data sent first is designated $AD_{7a} \sim AD_{0a}$ and the next data sent is designated $AD_{7b} \sim AD_{0b}$, then


AD7a~AD0a is I/O port address and

AD76~AD0b is read or write data

By using the address data bus in the above for the 8085 input and output instructions IN and OUT, M50530-XXXFP is controlled as shown below.



Next, of the instruction codes, $DB_7 \sim DB_0$ are placed on $AD_7b \sim AD_0b$ as shown below.



In the above, the address (chip select) when M50530-XXXFP is seen as an I/O port is given by (AD_{7a}, AD_{6a}, AD_{5a}, AD_{4a}, AD_{3a}, AD_{2a}, AD_{1a}, AD_{0a})= (1111xxx)₂ where the symbol x stands for 1 or 0.

M5L8085AP M50530-XXXFP




Fig.21 Interface with 8085µp.

A timing sequence diagram example of the instruction exchange between the 8085 μp and the M50530-XXXFP is shown in Fig. 22.

When many instructions are executed, the IOM signal of the μp mode (8085 μp) corresponds to the EX signal of the μc mode (8-bit μc mode).

In all other cases, the instruction sequence is similar for the $\mu \mathrm{p}$ mode and the $\mu \mathrm{c}$ mode.

However, the data width of DB in the μp mode has 8 bits, and it is not possible to set the I/O interface to the 4-bit mode by means of the instruction SF.






Fig.22 Interface timing with 8085µp

AN EXAMPLE OF APPLICATION CIRCUIT AND WAVEFORMS FOR LIQUID CRYSTAL DRIVING


1 A circuit example (Display of 4 characters with 5×8 dots)





2 Waveforms for liquid crystal driving




M50530-XXXFP one chip system example









2 line 8 digit (5 \times 8, or 5 \times 12 dot)



1 line 16 digit (5×8, or 5×12 dot)



4 line 8 digit (5×8 dot)



2 line 16 digit (5×8 dot)

8-bit action, 8 characters \times 4 lines display example

		Instruction		
No.	Abbreviatio	n 1/O 1/O R/W 7 6 5 4 3 2 1 0	Display	Action
1	_	Power ON		Initialized by internal reset curcuit. Nothing displayed.
2	SF	Set function mode		8-bit action, 4 lines displayed. Font is 5×8 dot
3	SE	Set entry mode		Mode is set to increase cursor address after writting data by instruction WD.
4	SD	Set display mode 0 0 0 0 0 1 1 1 0 0 0		Cursor is displayed.
5	wD	Write data to RAM	M	"M" is displayed, and cursor shifts right.
6 7 8 9	wo	0 1 0 × × × × × × ×	M 5 0 5 3 0	"50530" is displayed.
11	wc	Write cursor address 1 1 0 0 1 0 0 0 0 0 0 0	M 5 0 5 3 0	Cursor moves to 2nd line 1st digit.
12 13 14 15 16 17	WD	Write data to RAM	M 5 0 5 3 0 L i q u i d	"Liquid" is displayed.

		Instruction		
No.	Abbreviation	1/O 1/O C1 C2 R/W 7 6 5 4 3 2 1 0	Display	Action
18	wc	Write cursor address 1	M 5 0 5 3 0 L i q u i d	Cursor move to 3rd line 1st digit
19 : :	wo wc		M 5 0 5 3 0	"Crystal" is displayed. Cursor moves to 4th line, 1st digit and "DisplAY" is displayed.
: 33	WD		C r y s t a 1 D i s p 1 A Y	
34	МА	Shift cursor and display start address 0 0 0 0 0 0 0 1 1 1 0 0	M 5 0 5 3 0 L i q u i d C r y s t a i D i s p i A y	Cursor address is decreased. Namely Cursor shifts left. Display start address don't change.
35	МА	Shift cursor and display start address	M 5 0 5 3 0 L i q u i d C r y s t a l D i s p i A y	Cursor address is decreased. Namely Cursor shifts left. Display start address don't change.
36	WD	Write data to RAM 0 1 0 0 1 1 0 0 0 1	M 5 0 5 3 0 L I Q U I D C r y s t a I D I s p I a y	"a" is displayed.
37	MA	Shift cursor and display start address 0 0 0 0 0 0 1 0 0 1 0	5 0 5 3 0	Only display start address is decreased. Display shifts left.
38	сн	Clear DD RAM data and address home of display start address		Display is cleared, and cursor moves to 1st line 1st digit.

Note) Please enter instructions, after checking busy flag with instruction RB.

If busy flag is set, it is necessary to wait for the execution of the previous instruction before entering new instruction.

AN EXTENSION OF THE SYSTEM

The LCD system of the M50530-XXXFP can be expanded by connecting to it an external liquid crystal driver IC M50521FP or M50524FP.

1 AN EXTENSION OF THE COLUMN DRIVER

The M50521FP uses the M50524FP as the column driver. For this case, the SCL, CLD, CS, DST, and FRM terminals of the M50530-XXXFP are connected to the SCL, DI, CSI, DST, and FRM terminals of the driver IC, respectively. A

maximum display of 256 digits (1 line) is possible.

2 AN EXTENSION OF THE COMMON DRIVER

The M50521FP also uses the M50524FP as the common driver. For this case, the CMD, DST, and FRM terminals of the M50530-XXXFP are connected to the CSI, DST, and FRM terminals of the driver IC, respectively. A maximum display of 4 lines (for duty of 1/48) of 5×12 dot characters is possible.

ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter	Conditions	Ratings	Unit
V _{DD} V1~V5** Supply voltage		Logic circuit		-0.3~+7.0	v
V1~V5*	Supply voltage	LCD driving circuit		-0.3~+15	V
Vi	Input voltage			$V_{SS} = 0.3 \le V_1 \le V_{DD} + 0.3$	٧
Topr	Operating ambient ter	mperature		-20~+70	c
Tstg	Storage temperature			-40~+125	c
Pd	Maximum power dissipation			300	mW

%In the above, it is assumed that V5>V4≥V3≥V2≥V1.

RECOMMENDED OPERATING CONDITIONS (Ta=-20 to +70°C)

Symbol	Parameter	į			
	T diameter	Min	Тур	Max	Unit
VDD	Supply voltage for logic circuit	4.5	5.0	5. 5	V
V5*	Supply voltage for LCD driving circuit	3		14	· · · · · · · · · · · · · · · · · · ·
Vit	"L" input voltage	V _{ss}	V _{ss}	i0.3×V _{DD}	
V _{tH}	"H" input voltage	0.7×V _{DD}	V _{DD}	V _{DD}	·····V
fosc	Clock oscillation frequency	2	2. 5	3	MHz

[#]Connect to V5 a resistor not less than 47 $\Omega(\pm10\%)$ in series with the power supply.

ELECTRICAL CHARACTERISTICS (unless otherwise noted, for V_{DD} =5V at T_a =25°C)

Symbol	Parameter	Test condition		Limits			
			Min	Тур	Max	Unit	
DD	Supply current for logic	tosc=2.5MHz			10	mA	
l _{v5}	Supply current for LCD	No-load LCO output V5=14V			100	μА	
VoL	"L" output voltage (1)	I _{OL} =2mA			0.4	V	
VoH	"H" output voltage (1)	I _{OH} = -2mA	3. 5			V	
<u> </u>	Input leak current (2)	V ₁ =0~V _{CC}	-10		10	μА	
Voz	OFF-state output current (3)	V _o =0~V _{cc}	-10	=	10	μA	
Ron	LCD output ON resistance (4)	V5=14V			500	Ω	
	LCD output Oil resistance (4)	V5=5V			2	kΩ	

⁽¹⁾ Applicable to the output terminals: DST, SCL, FRM, CS, CMD, and CLD.



⁽²⁾ Applicable to the inputs of 85/µc: I/OC1, I/OC2, R/W, EX, and OSC1.

⁽³⁾ Applicable to the output terminals: DB₇ to DB₆.

⁽⁴⁾ Applicable to each LCD output of COL1 to COL40 and COM1 to COM32.

TIMING CHARACTERISTICS UNDER THE 8-BIT μ c CONTROL

(unless otherwise noted, for V_{DD}=5V at T_a=25℃)

Symbol	Parameter	Test conditions		Limits			
		Test conditions	Min	Тур	Max	Unit	
l _{W(EX)}	EX signal pulse width		200	T		ns	
tsu	Control data setup time		200			ns	
th	Control data hold time	-	100	İ		ns	
td(EX-D)	Data output delay time	C _L =15pF			300	ns	
tv(EX-D)	Data effective time	C _L =15pF	300			ns	
tsu(p-ex)	Data setup time		200			ns	
th(EX-D)	Data hold time		100			ns	

TIMING CHARACTERISTICS UNDER THE 4-BIT μ c CONTROL

(unless otherwise noted, for V_{DD} =5V at T_a =25°C)

Symbol	Parameter	Test conditions	Ĺ			
			Min	Тур	Max	Unit
t _{w(EX)}	EX signal pulse width		200			ns
t _{C(EX)}	EX signal interval		800	Ì		ns
tsu	Control data setup time		200			ns
th	Control data hold time		100			ns
t _{d(EX-D)}	Data output delay time	C _L =15pF			300	ns
t _{v(EX-O)}	Data effective time	C _L =15pF	300			ns
t _{su(D-ex)}	Data setup time		200			ns
th(EX-D)	Data hold time		100			ns

TIMING CHARACTERISTICS UNDER THE 8085 μp CONTROL

(unless otherwise noted, for $V_{00}=5V$ at $T_a=25\%$)

Symbol	Parameter	Test conditions				
		rest conditions	Min	Тур	Max	Unit
t _{W(EX)}	EX signal pulse width		200			ns
tsu	Control data setup time		200			ns
th	Control data hold time		100			ns
td(p)	Data delay time	C ₁ =15pF			300	ns
t _{V(D)}	Data effective time	C _L =15pF	300			ns
t _{su(D)}	Data setup time		200			ns
th(o)	Data hold time		100			ns


TIMING CHARACTERISTICS FOR EXTENDED SIGNALS


(unless otherwise noted, for V_{DD}=5V and I_{OSC}=3MHz at T_a=25°C)

						
Symbol	Parameter	Test conditions	Limits			Unit
			Min	Тур	Max	J
twH(SCL)	Shift clock "H" pulse width		300			ns
twL(SCL)	Shift clock "L" pulse width		300			ns
t _{w(cs)}	Chip select pulse width		300			ns
th(sci-cs)	Chip select hold time		300			ns
th(cs-scc)	Shift clock hold time		300			ns
t _{su(D)}	Column data setup time		200			ns
th(p)	Column data hold time		300			ns
(W(DST)	Data set pulse time		450			ns
th(SCL~DST)	Data set hold time		600			ns
tw(cmb)	Common data pulse width		1950			ns
I _{SUCCMD} -DST)	Data setup time		200			ns
d(DST-FRM)	Frame delay time				300	ns

Note : All values refer to the case of load capacity of $C_{\rm L}\!=\!15 {\rm pF}.$

Timing Wave forms under 8-bit µc Control







M50530-XXXFP


DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER


Timing Wave forms under 4-bit μc Control






Timing Wave forms under 8085µp Control







Timing Wave forms for Extended Signals








3) FRM



Character codes and character patterns (1/2) (example of M50530-001FP)




SPACE CODE : (20)16


a constitution of the constitution of the second se



Character codes and character patterns (2/2)



Examples of system extension (data RAM of 256 words)



5 X 12 dot 64 digits for 4 lines LCD

M50524 FP

M50530-XXXFP

DOT MATRIX LIQUID CRYSTAL DISPLAY CONTROLLER-DRIVER

AN example of system connection

