Creating Your First Design with the Spartan-3A Evaluation Kit



Version 10.1.00

Revision History

Version	Description	Date
10.1.00	Initial release	May 27, 2008



Overview

If you've never designed with an FPGA before, or just need a refresher in using the latest Xilinx implementation tools, then this tutorial should serve as a starting point for your exciting journey. Creating a design in an FPGA can be as simple as a 10-minute exercise, or as complicated as creating a complete system-on-a-chip taking several designers multiple months to complete. It would be miss-leading to say that you can learn everything you need to know in this short 30 minute tutorial. Instead, this step-by-step guide is simply a way to become familiar with the basics of the FPGA design process using the Xilinx ISE Foundation tools and the Spartan-3A Evaluation board. Think of it as the hardware equivalent to that famous "Hello World" design example in software realm.

This tutorial will take you through the entire design process of creating a very simple "blink-the-LED" example. The steps covered are as follows:

- Creating a New Project
- Adding a New Source
- Behavioral Simulation
- Adding Timing Constraints
- Adding Pin Constraints
- Implementing the Design
- Verifying the Results
- Configuring the FPGA
- Modifying the Design
- Programming the SPI Flash

In the end you will see the results of your effort through a functioning design running on the Spartan-3A Eval board. Everything you need to accomplish this is included in the Avnet Spartan-3A Evaluation Kit.

To get the most from the tutorial, it is assumed that you have a basic understanding of FPGA architectures and some knowledge of hardware design languages (HDLs). The tutorial is written with both a VHDL and Verilog design example, although detailed knowledge of either is not required.

Beyond this tutorial, there are numerous books and training classes available that can help you hone your design skills. You are just beginning to scratch the surface of the very exciting field of FPGA design. The possibilities are endless, so read on and enjoy this exciting new world.

Objectives

After completing this tutorial you should be familiar with the following:

- 1) An introductory design flow used in creating simple FPGA designs
- 2) The basics in using the Xilinx ISE Foundation tools to implement your FPGA design
- 3) How to use the Avnet programming utility to configure the FPGA and SPI memory

Requirements

This tutorial is written for the Avnet Spartan-3A Evaluation Kit, which contains the Xilinx ISE Design Suite DVD, a Spartan-3A Evaluation board, a USB cable, and a downloadable FPGA



programming utility called AvProg. The following sections explain the software and hardware setup that's required to complete the Blink LED design.

Software

You will need to have the ISE WebPACK or Foundation software installed on a Windows compatible PC. The Installation and registration instructions are provided on the inside of the DVD jacket. The WebPACK version of the ISE software is free and supports the Spartan-3A FPGA family, which is what is used on the Spartan-3A Evaluation board. It's recommended that you install the WebPACK version for now, since it does not have the 60-day time-out limitation of the ISE Foundation Evaluation.

You will also want to visit the Xilinx web site (<u>www.xilinx.com/support</u>) and download the latest service pack. Although not required, it's always recommended to have the latest service pack installed to fix any potential bugs or errata that may exist.

Programming the Spartan-3A FPGA via the included USB cable, requires an Avnet developed utility called AvProg. This Windows based application takes the implemented FPGA design file from the ISE tool and downloads it to the FPGA through the USB cable. More details on this will be covered in the configuration section, so for now you just need to download and install the AvProg utility. The AvProg utility and installation instructions can be downloaded by clicking on the Technical Support link at <u>www.em.avnet.com/spartan3a-evl</u>.

Hardware

Besides the Spartan-3A Evaluation board and USB cable, the only other hardware required is a Windows compatible PC. Although the Xilinx ISE tools will also run under Linux, the AvProg programming utility is only supported under Windows.

Setup

The Spartan-3A Evaluation board contains several jumpers that can be changed to alter the board's functionality. For the purpose of this tutorial, the factory default jumper settings should be used. Before starting, verify the following jumper settings are in place.

<u>Jumper</u>	Function	Pin Setting	Mode	Description
JP1	Flash Write Protect	Pins 1-2	Open	No write protect
JP2	Power Source #1	Pins 1-2	Closed	USB Power
JP3	Power-On Reset	Pins 1-2	Open	No Reset
JP4	Mode	Pins 1-2	Open	
		Pins 3-4	Closed	A → Master SPI
		Pins 5-6	Closed	Mode
		Pins 7-8	Open	
JP5	FPGA Suspend	Pins 2-3	Closed	Disable suspend mode
JP6	External SPI	Pins 1-2	Closed	Disable external SPI
JP7	Power Source #2	Pins 1-2	Closed	USB Power

Getting Started

In this tutorial, you will create a simple binary counter that drives the LEDs on the Spartan-3A Evaluation board. A block diagram of the hardware features used on the board is shown below.





A 16 MHz clock source will drive the counter. The Push A button will act as a counter disable, such that when you place your finger on the Push A pad, the counter will stop counting up and the LEDs will display the current value held. Removing your finger will start the counter. The pin numbers shown next the FPGA will be important as you develop your design. The FPGA must use these specific pins since they are physically connected to the input and output devices used on the Spartan-3A Evaluation board.

So let's get started in creating your first FPGA design. To start ISE, double-click on the ISE icon,



Or start ISE from the Start menu by selecting:

Start \rightarrow All Program \rightarrow Xilinx ISE 10.1 \rightarrow Project Navigator

Creating a New Project

First, you need to setup a new project which specifies the parameters of your design and creates a directory containing all the project files. To create a new project:

- 1) Select File > New Project... The New Project Wizard window appears.
- 2) Type **blink_led** in the Project Name field.
- 3) Verify the Project location directory is where you want your design to be created. ISE automatically creates a **blink_led** directory for your project.

🚾 New Project Wizard - Create New Project		×
Enter a name and location for the project		
Project name:	Project location	
blink_led	C:\xilinx_designs\s3aeval\blink_led	
Select the type of top-level source for the project		•

- 4) Verify that HDL is selected from the Top-level source type list.
- 5) Click Next.



6) Fill in the properties table as shown below. For the preferred language, you can select Verilog or VHDL.

Property Name	Value		
Product Category	Al		
Family	Spartan3A and Spartan3AN		
Device	×C3S400A		
Package	FT256		
Speed	-4		
Top-Level Source Type	HDL 🗾		
Synthesis Tool	XST (VHDL/Verilog)		
Simulator	ISE Simulator (VHDL/Verilog)		
Preferred Language	Verilog		
Enable Enhanced Design Summary			
Enable Message Filtering			
Display Incremental Messages			

- 7) Click Next.

- 8) The Create a new source window appears. Bypass this for now by clicking Next.
 9) The Add Existing Sources window appears next. Bypass this by clicking Next.
 10) A Project Summary window will appear next. Verify that your summary matches that shown below.

Project Navigator will create a new project with	n the following specifications:
Project:	
Project Name: blink_led	
Project Path: C:\xilinx_	designs\s3aeval\blink_led
Top Level Source Type: H	IDL .
Device:	
Device Family: Spartan3A	and Spartan3AN
Device: xc3s400a	
Package: ft256	
Speed: -4	
Synthesis Tool: XST (VHD	L/Verilog)
Simulator: ISE Simulator	(VHDL/Verilog)
Preferred Language: Veri	log
Enhanced Design Summary:	enabled
Message Filtering: disab	led
Display Incremental Mess	ages: disabled
	(Paole Finish Canaal



11) Click Finish.

ISE creates a **blink_led** project directory for your FPGA design and shows the targeted FPGA device (Spartan-3A XC3S400A-4FT256).

Adding a New Source

Next you need to create a top-level "source" file that defines your design. You have the option of creating either a VHDL or Verilog source file. Pick either the Verilog or VHDL flow and follow the appropriate section below. Skip the other language option and continue with the Behavioral Simulation section.

Creating a Verilog Source

Create the top-level Verilog source file for the project as follows:

1) In the Sources window, right-click on the **xc3s400a-4ft256** device to pull up the menu and select **New Source...**

🚾 Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led	\blink_led.ise
File Edit View Project Source Process Window Help)
🗋 🖻 🗗 🔂 🗶 🖻 🛱 🗙 🕪 🍽	◙▯₽₽х∶
X	
Sources for: Implementation	
🖻 blink_led	
New Source	
Add Source	
Add Copy of Source	
Toggle Paths	
Properties	
V Properdes	
📭 Sources 👔 Files 🛛 🚕 Snapshots 💦 Libraries	
X	
Processes for: xc3s400a-4ft256	
- 🗖 Add Existing Source	
💼 Create New Source	
🗄 🥍 Design Utilities	
1	

- 2) Select **Verilog Module** as the source type in the New Source dialog box.
- 3) Type in the top level module name **simple_count.v** as shown.



 IP (CURE Generator & Architecture Wizard) Schematic State Diagram Test Bench Waveform User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor 	Eile name: simple_count.v Logation: C:\xilinx_designs\s3aeval\blink_led
More Info	< <u>B</u> ack <u>N</u> ext > Cancel

- 4) Verify the **Add to project** is checked.
- 5) Click Next
- 6) Enter the input and output signals for your simple_count design by completing the port names and information as shown below. Note that the **leds** port is a 4-bit output bus.

Port Name	Direction	Bus	MSB	LSB	-
lock	input	–			
nable	input	–			
eds	output	- IV		3	0
	input	_			
	input	–			
	input	–			
	input	–			
	input	–			
	input	–			
	input	–			
	linput				

7) Click **Next**, then **Finish**.

ISE automatically creates your **simple_count.v** Verilog source file and displays it as a tab in the Workspace area on the right of Project Navigator. This source file defines the module inputs and outputs only. Your next step is to add the behavioral description of the simple_count module. If you don't have a lot of experience with HDLs (Verilog or VHDL), there is no need to worry. ISE



contains Language Templates with many practical coding examples that you can easily use as a starting point for creating your design.

🔽 simple	_count.v	×
<u>Eile E</u> dit	<u>View Window</u>	
🗟 😓	🔏 🖬 🛱 🛤 🔎 🗛 📜 🗩 🔎 🗶 💢 🖉 🗑 🗮 🗮 🗏 💁 🖄 🔧 🔧 🖑	»
1	`timescale 1ns / 1ps	A
2	///////////////////////////////////////	
3	// Company:	
4	// Engineer:	
5	//	
6	// Create Date: 17:40:46 05/12/2008	
7	// Design Name:	
8	// Module Name: simple_count	
9	// Project Name:	
10	// Target Devices:	
11	// Tool versions:	
12	// Description:	
13	//	
14	// Dependencies:	
15	// Perisian	
17	// Revision. 0.01 - File Created	
18	// Additionel Comments.	
19	// Additional commences.	
20	5	
21	<pre>module simple count(</pre>	
22	input clock.	
23	input enable.	
24	output [3:0] leds	
25);	
26		
27		
28	endmodule	
29		
		-
4		
	GAPS NUM SCRL LOC Verilog	11.

- 8) Place the cursor on the line below the "); " and left-click to place a holding spot for adding new text.
- 9) Open the Language Templates by selecting Edit → Language Templates...



10) Using the "+" symbol, expand the Verilog template list so that you can view the **Binary** → **Up Counters** examples as shown.





11) Left-click on the first up counter that specifies a Count Enable (CE) function, and review the example source code for this function in the window to the right.

```
reg [<upper>:0] <reg_name>;
always @(posedge <clock>)
    if (<clock_enable>)
        <reg_name> <= <reg_name> + 1;
```

12) Insert this source into your simple_count module by right-clicking on the /W CE counter and selecting Use In File. The example code will be added to your source.



13) Click on the Language Template tab to again view the template window. Close the template window by clicking the "X" in the upper right corner of the window.





The template provides a starting point for your counter design. You will need to make some minor edits to the simple_count.v file to make it specific to your design requirements.

- 14) Edit your simple_count.v file to match the example shown below. In general the changes required are:
 - Add module specific signal and port names
 - Define an internal 4-bit register called count and initialize it to 0
 - Add the "~" symbol in "if (~enable)" to denote an active low enable signal
 - Assign the leds to the same value as the internal register count

```
`timescale 1ns / 1ps
1
   2
3
   // Company:
   // Engineer:
4
5
   11
   // Create Date: 11:02:16 05/18/2008
6
7
   // Design Name:
8
   // Module Name:
                 simple count
   // Project Name:
9
10
   // Target Devices:
11
   // Tool versions:
   // Description:
12
13
   11
   // Dependencies:
14
15
   11
16
   // Revision:
   // Revision 0.01 - File Created
17
18
   // Additional Comments:
19
   11
   20
21
   module simple count (
22
     input clock.
23
      input enable,
24
      output [3:0] leds
25
      );
26
27
     reg [3:0] count = 0;
28
29
     always @(posedge clock)
30
      if (~enable)
31
          count <= count + 1;</pre>
32
33
     assign leds[3:0] = count[3:0];
34
35
   endmodule
36
```

15) You have now completed the top level source file for your simple count design. Save the file by selecting **File → Save**.

To be sure there are no errors or typos you can verify the source file by checking the syntax.

16) Verify that **Implementation** is selected from the drop-down list in the Sources window.



- 17) Select the **simple_count.v** design in the Sources window to display the related processes in the Process window.
- 18) Click the "+" next to the Synthesize-XST process to expand the process group.
- 19) Double-click on the Check Syntax process.

🚾 Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led				
File Edit View Project Source Process Window Help				
] 🖻 🗐 🗿 🎝 🗶 🖻 🛣 🖄 🞯				
Councer for Intelementation				
w W # simple count (simple count v)				
····· ▼ attraction and the count (simple_count.v)				
Sources Files Spanshots C Libraries				
X				
Processes for: simple_count				
Add Existing Source				
🖭 View Design Summary				
🕂 🦆 Design Utilities				
🕂 🎾 User Constraints				
📴 🏹 Synthesize - XST				
- 📄 View Synthesis Report				
- 🔀 View RTL Schematic				
🕂 🖶 🍋 Generate Post-Synthesis Simulation Model				

You can check for errors in the Console tab of the Transcript window along the bottom of the Project Navigator window. Correct any errors in your source file and repeat the **Check Syntax** process.

20) A green check mark signifies that there are no errors.



21) Close the **simple_count.v** file.

Creating a VHDL Source

Create the top level VHDL source file for the project as follows:

1) In the Sources window, right-click on the **xc3s400a-4ft256** device to pull up the menu and select **New Source...**



🚾 Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led	\blink_led.ise
File Edit View Project Source Process Window Help	Þ
] 🗋 🖻 🗿 🔂 🛛 🖧 🛛 🖄 🛱 🛱 🗙 🖾 🎯 🕼	DPPX
X	
Sources for: Implementation	
🧃 blink_led	
🚟 💥 xc3s 🚰 🗤 💷	
New Source	
Add Source	
Add Copy of Source	
Toggle Paths	
Properties	
Properties	
📭 Sources 👔 Files 👩 Snapshots 🛐 Libraries	
X	
Processes for: xc3s400a-4ft256	
🗖 Add Existing Source	
🗄 🤡 Design Utilities	

- Select VHDL Module as the source type in the New Source dialog box.
 Type in the module name simple_count.vhd as shown.

🚾 New Source Wizard - Select Source Type	×
 IP (CORE Generator & Architecture Wizard) Schematic State Diagram Test Bench Waveform User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor 	Eile name: simple_count.vhd Logation: C:\xilinx_designs\s3aeval\blink_led
	✓ Add to project < Back

- 4) Verify the Add to project is checked.
- 5) Click Next
- 6) Enter the input and output signals for your Blink design by completing the port names and information as shown below. Note that the **leds** port is a 4-bit output bus.



🚾 New Source Wizard	- Define Module						×
Entity name simp	ole_count						
Architecture name Beh	avioral						
Port Name	Direction		Bus	MSB		LSB	_
clock	in	-					
enable	in	-					
leds	out	-	v	3			0
	in	-					
	in	•					
	in	-					
	in	-					
	in	•					
	in	-					
	in	-					-
<u>M</u> ore Info				< <u>B</u> a	ick	<u>N</u> ext >	Cancel

7) Click **Next**, then **Finish**.

ISE automatically creates your **simple_count.vhd** VHDL source file and displays it as a tab in the Workspace area on the right of Project Navigator. This source file defines the module inputs and outputs only. Your next step is to add the behavioral description of the simple_count module. If you don't have a lot of experience with HDLs (Verilog or VHDL), there is no need to worry. ISE contains Language Templates with many practical coding examples that you can easily use as a starting point for creating your design.



```
1
 2
    -- Company:
    -- Engineer:
 3
 4
   ---
   -- Create Date: 21:16:19 05/25/2008
 5
 6
    -- Design Name:
    -- Module Name:
                      simple_count - Behavioral
 7
8
    -- Project Name:
9
    -- Target Devices:
10
    -- Tool versions:
11
    -- Description:
12
    ---
13
    -- Dependencies:
14
    --
15
    -- Revision:
    -- Revision 0.01 - File Created
16
17
    -- Additional Comments:
18
    --
19
    library IEEE;
20
21
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
22
23
24
25
    ---- Uncomment the following library declaration if instantiating
26
    ---- any Xilinx primitives in this code.
27
    --library UNISIM;
28
    --use UNISIM.VComponents.all;
29
30
    entity simple_count is
31
        Port ( clock : in STD LOGIC;
               enable : in STD LOGIC:
32
33
               leds : out STD LOGIC VECTOR (3 downto 0));
34
    end simple_count;
35
36
    architecture Behavioral of simple_count is
37
38
    begin
39
40
    end Behavioral;
41
42
```

- 8) Place the cursor on the line below the "begin" statement and left-click to place a holding spot for adding new text.
- 9) Open the Language Templates by selecting Edit → Language Templates...





10) Using the "+" symbol, expand the VHDL template list so that you can view the **Binary** → Up Counters examples as shown.



11) Left-click on the top counter that specifies a Count Enable (CE) function, and review the example source code for this function in the window to the right.

```
process (<clock>)
begin
    if <clock>='l' and <clock>'event then
        if <clock_enable>='l' then
            <count> <= <count> + 1;
        end if:
    end if;
end process;
```

12) Insert this source into your simple_count module by right-clicking on the /W CE counter and selecting **Use In File**. The example code will be added to your source.





13) Click on the Language Template tab to again view the template window. Close the template window by clicking the "X" in the upper right corner of the window.



The template provides a starting point for your counter design. You will need to make some minor edits to the **simple_count.vhd** file to make it specific to your design requirements.

- 14) Edit your simple_count.vhd file to match the example shown below. In general the changes required are:
 - Add module specific signal and port names
 - Define an internal 4-bit register called count and initialize it to 0
 - Assign the leds to the same value as the internal register count
 - Change the polarity of the enable input. When the enable switch is pressed it outputs a "1" to the FPGA, which should disable the counter. Normally, the enable switch is outputting a "0" which should allow the counter to count up.



```
5
   -- Create Date: 21:16:19 05/25/2008
 6
    -- Design Name:
 7
    -- Module Name: simple count - Behavioral
8
    -- Project Name:
9
    -- Target Devices:
10
    -- Tool versions:
    -- Description:
11
12
    ---
13
    -- Dependencies:
14
    ---
    -- Revision:
15
    -- Revision 0.01 - File Created
16
    -- Additional Comments:
17
18
19
    _____
                        _____
20
    library IEEE;
21
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.STD_LOGIC_ARITH.ALL:
22
23
    use IEEE.STD LOGIC UNSIGNED.ALL:
24
25
    ---- Uncomment the following library declaration if instantiating
26
    ---- any Xilinx primitives in this code.
27
    --library UNISIM;
    --use UNISIM.VComponents.all;
28
29
30
    entity simple count is
31
     Port ( clock : in STD_LOGIC;
32
               enable : in STD LOGIC;
33
               leds : out STD LOGIC VECTOR (3 downto 0));
34
    end simple count;
35
36
    architecture Behavioral of simple count is
37
38
    signal count: std logic vector (3 downto 0) := "0000";
39
40
   begin
41
    process (clock)
42
    begin
     if clock='1' and clock'event then
43
        if enable='0' th<mark>e</mark>n
44
45
            count <= count + 1;</pre>
46
         end if.
47
      end if:
48 end process;
49
50
    leds <= count(3 downto 0);</pre>
51
52 end Behavioral;
```

15) You have now completed the top level source file for your blink led design. Save the file by selecting File → Save.

To be sure there are no errors or typos, you can verify the source file by checking the syntax.

16) Verify that **Implementation** is selected from the drop-down list in the Sources window.



- 17) Select the **simple_count.vhd** design in the Sources window to display the related processes in the Process window.
- 18) Click the "+" next to the Synthesize-XST process to expand the process group.
- 19) Double-click on the Check Syntax process.

🚾 Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led\blin									
🛐 Eile Edit View Project Source Process Window Help									
I 🖸 🗠 🖉 🔏 🖌 🖌 🖓 🖓 🖓 🖉									
Sources for Implementation									
En ∰ xc3s400a-4tt256									
unit of the second state o									
Sources Files 👸 Snapshots 🚺 Libraries									
X									
Processes for: simple_count - Behavioral									
Add Existing Source									
Create New Source									
🗵 View Design Summary									
🗄 🖆 🎾 Design Utilities									
🗄 😼 User Constraints									
🗄 🔁Synthesize - XST									
🛛 🔤 View Synthesis Report									
View Technology Schematic									

You can check for errors in the Console tab of the Transcript window along the bottom of the Project Navigator window. Correct any errors in your source file.

20) A green check mark signifies that there are no errors.

--- 🔁 🕜 Check Syntax

21) Close the **simple_count.vhd** file.

Behavioral Simulation

Simulating your design's behavior is an important step that can save time in the long run. The ISE WebPACK tools include a built-in simulator called ISIM. The WebPACK version of ISIM can be used to simulate smaller designs, or you can purchase the full ISIM package as an upgrade.

To perform your simulation, you need to create a test bench. A test bench is a description of the input waveforms or stimulus to your design, simulating what your design would see on its inputs so you can see the resulting outputs.



The following steps show you how to create a test bench waveform and run a behavioral simulation on your simple_count top level source file.

- 1) Right-click on the **simple_count** HDL file in the sources window.
- 2) Create a new test bench source by selecting New Source....
- 3) In the New Source Wizard, select the **Test Bench Waveform** as the source type, and enter **simple_count_tbw** in the file name field.

🚾 New Source Wizard - Select Source Type	×
 BMM File ChipScope Definition and Connection File IP (CORE Generator & Architecture Wizard) MEM File Implementation Constraints File Schematic State Diagram Test Bench Waveform User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Dackage VHDL Test Bench Embedded Processor 	Eile name: simple_count_tbw Logation: C:\willinx_designs\s3aeval\blink_led
<u>M</u> ore Info	< <u>B</u> ack <u>N</u> ext > Cancel

- 4) Click Next.
- 5) The Associated Source window shows that the source will be added to the project, associated to the **simple_count** top level source file. Click **Next**.
- 6) Click **Finish**.

The Timing and Clock Wizard window appears next. This wizard provides an easy way to define the 16 MHz clock that will drive the binary counter in your design. A 16 MHz clock has a period equal to 62.5 ns. For the purpose of the behavioral simulation, you can define the clock high period to be approximately half this time, or 31 ns. The clock low time can also be specified at 31 ns.

Inputs to the simple counter should be valid at least 10 ns prior to the clock rising edge, and outputs from the counter should be valid within 10 ns after the rising edge of clock. These are somewhat arbitrary values and do not have any significant effect on the behavioral simulation results. Set the **Offset** to 0 since you will be using the GSR (Global Set/Reset) function for an initial 100 ns of the simulation. For additional information on these parameters, click on the **More Info** button in the lower left corner of the Clock Wizard window.

You will want to run the simulation for 2000 ns, so set the Initial Length of Test Bench to 2000 ns.

Verify that your wizard settings are the same as that shown in the example below.



Initial Timing and Clock Wizard - Initialize T	iming X
Maximum output delay Clock high for	Minimum input setup Clock low for
Clock Timing Information Inputs are assigned at "Input Setup Time" and outputs are checked at "Output Valid Delay". C Rising Edge (DDR or DET) Clock High Time 31 ns Clock Low Time 31 ns Input Setup Time 10 ns Output Valid Delay 10 ns Offset 0 ns	Clock Information Single Clock Multiple Clocks Combinatorial (or internal clock) Combinatorial Timing Information Inputs are assigned, outputs are decoded then checked. A delay between inputs and outputs avoids assignment/checking conflicts. Check Outputs 50 ns After Inputs are Assigned Assign Inputs 50 ns After Outputs are Checked
Global Signals PRLD (CPLD) GSR (FPGA) High for Initial: 100 ns More Info	Initial Length of Test Bench: 2000 ns Time Scale: ns ▼ Add Asynchronous Signal Support < <u>Back</u> Enish Cancel

7) Click **Finish**.

A waveform display will appear showing the **clock**, **enable**, and **led** signals. The blue shaded areas that precede the rising clock edge correspond to the Input setup Time (10 ns) that you set in the Timing wizard.

- 8) Define the timing of the **enable** signal by first clicking on the enable waveform at approximately **210 ns** to toggle the enable signal high. This will disable the counter.
- 9) Click at **400 ns** to toggle the enable low and continue the count
- 10) Click at **1800 ns** to toggle it high.
- 11) Verify your waveform matches the figure below.

End Time: 2000 ns						<mark>1984</mark> 2000 n
Clock	0					
🕕 enable	1					
🕀 秋 leds(3:0)	4'h0			4'h0		

- 12) Save the waveform.
- 13) Verify that **Behavioral Simulation** and **simple_count_tbw** are selected in the Sources window.



Sources for: Behavioral Simulation									
ங். <mark>க</mark> simple_count_tbw (simple_count_tbw.tbw)									
UUT - simple_count (simple_count.v)									
🖹 Sources 👔 Files 👩 Snapshots 🚺 Libraries									
12									
Processes for: simple_count_tbw									
Add Existing Source									
🛛 🗂 Create New Source									
View Generated Test Bench As HDL									
Add Test Bench To Project									
Xilinx ISE Simulator									
Simulate Behavioral Model									

- 14) In the processes tab, click the "+" to expand the Xilinx ISE Simulator processes and double-click on the **Simulate Behavioral Model** process. This runs the simulator using your **simple_count_tbw** testbench.
- 15) To view the simulation results, select the **Simulation** tab and zoom in to see the leds count as expected.

Current Simulation		1953.D r
Time: 2000 ns		0 ns 250 ns 500 ns 750 ns 1000 ns 1250 ns 1500 ns 1750 ns 2000 ns
🖽 🚮 PERIOD[31:0]	32	32h0000003E
DUTY_CYCLE	0.5	0.5
🖪 🔂 OFFSET[31:0]	32	32%0000000
oli clock	1	
👌 🛛 enable	1	
🖽 🚮 leds[3:0]	4'hA	(<u>)</u>

Current Simulation Time: 2000 ns		0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns
🗉 🚮 PERIOD[31:0]	32	32'h0000003E
DUTY_CYCLE	0.5	0.5
🗉 🚮 OFFSET[31:0]	32	32%0000000
olock 💦	1	
🎝 enable	1	
🖬 🛃 leds[3:0]	4'hA	4 <u>_4'h1 _4'h2 \4'h3 \4'h4 _4'h5 _4'h6 _4'h7 \</u>

Note: You can ignore the PERIOD, DUTY_CYCLE, and OFFSET signals.



16) Close the simulation view. If you are prompted with the following message, "You have an active simulation open. Are you sure you want to close it?", click **Yes**.

Design simulation is an important step in the design process that often gets over-looked. Spending some simulation time up front can often pay for itself in saving time during hardware debug. For more information on the many capabilities and simulation options that ISE contains, use the built-in ISE help information at **Help > Help Topics > FPGA Design > Simulation**.

Adding Timing Constraints

The ISE tools implement your design based on specific timing parameters, or constraints that you provide it. If you do not provide ISE with any timing specifications for your design, the tool will implement the design to the best of its ability. Often this is adequate, however, it's better to provide some level of timing constraints for the design so you can be sure the actual implementation will meeting your timing needs.

For the simple_count design, there is a 16 MHz input clock, which specifies that the design implementation must work at that clock speed or higher. To guide the ISE implementation tools into meeting this specification, you need to provide a clock period timing constraint for the 16 MHz clock. The ISE tools provide a timing constraints editor to assist in creating these specifications.

- 1) Verify that the Sources option is showing **Implementation**.
- 2) Expand the User Constraints processes by click on the "+".
- 3) Double-click on the Create Timing Constraints process.



ISE runs the Synthesis and Translate steps and automatically creates a User Constraints File (UCF). You will be prompted with the following message:



4) Click **Yes** to add the UCF file to your project.



The **simple_count.ucf** file is added to your project and is visible in the Sources tab under the top-level simple_count HDL file. The Timing Constraints Editor automatically opens as shown in the following figure.

Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led\blink_led.ise - [Timing Const	train	its]			
Ble Edit View Project Source Process Window Help					
🗋 🖻 🖥 🖓 🛯 🖉 🖄 🖻 🖄 🖄 🖗 🔽 🖉 🖗 🖗 🖉 🖉 🖉 🖉		174800 🎤 😽 //	1 🐹	- 💡 📑 😰 🛛 🔅	▶ 2 2 2 2 2 2 2 2 4
×					
Constraint Files		Clock Net Name	Period	Pad to Setup	Clock to Pad
simple_count.ucf		clock	1 cilou	1 dd to ootop	
			1		J
Show Constraints from Specified File only					
 Show Constraints from All Files 					
Constraint Type					
Global					
Ports					
Group Constraints					
È- Miscellaneous					
Image Sources Files Image Sources Timing Constraints					
X					
Processes for: simple count					
Add Existing Source					
Create New Source					
🕀 🎽 Design Utilities					
User Constraints					
- Boomlan IO - Pre-Synthesis					
Floorplan Area / IO / Logic - Post-Synthesis					

5) Double-click in the clock **Period** cell and enter **62.5 ns** to define the board input clock frequency of 16 MHz. The 50% duty cycle and other default setting are fine as shown in the following figure.

📧 Clock Period 🗙
Initial active edge used for OFFSET value is set to HIGH
TIMESPEC Name:
TS_clock
Clock Net Name:
Clock
Clock Signal Demition
Time: 625
© Start HIGH C Start I DW/
Time HIGH: 50
C Belative to other PEBIOD TIMESPEC
Beference TIMESPEC
G Multiply C Divide by
Eactors 10
C Minus
Vielas
Input Jitter
Time: Units: ns
Priority:
Comment:



- 6) Note the TIMESPEC Name of **TS_clock**. ISE is creating a timing specification for the clock signal such that the implementation tools will try to meet the 16 MHz speed requirement.
- 7) Click **OK**.
- 8) Save your timing constraints by clicking the **Save** icon **I**.
- 9) Close the timing constrains editor.

The clock period timing constraint is just one of many different timing constraints that you can place on your FPGA design. For additional information on timing constraints, select **Help > Help Topics > FPGA Design > Constraints** and review the topics covered in this section.

Adding Pin Constraints

Besides timing constraints, pin constrains are also very important in achieving a successful FPGA design. In the case of the Spartan-3A Evaluation board, the I/O pins of the FPGA are already connected to various circuits on the board. As you create your FPGA design, you need to tell the ISE tools what pins these signals are connected to. There are several ways you can enter I/O or pin constraints into your design UCF file. You will use the **Floorplan IO – Pre-Synthesis** process in this tutorial.

For the simple_count example, there are two input signals and four output signals that require pin constraints. They are:

1	6MHz Clock	C10		D14 → LED 1
P	ush A witch	К3	Spartan-3A FPGA	<u>C16</u> ► LED 2
				<u>C15</u> ► LED 3
				B15 ► LED 4
Inputs:				
·	clock enable	F	Pin C10 Pin K3	Normally Low, goes High when pushed
Output	5:			
	led 1 led 2 led 3 led 4	F F F	Pin D14 Pin C16 Pin C15 Pin B15	"1" turns LED on

1) In the Process window, double click on the Floorplan IO – Pre-Synthesis process.





- 2) If a Pin Ahead message window appears, click **OK**.
- 3) The center Package view tab shows the FPGA pins with the various color and symbol codes depending on the pin features. In the upper left window, the Translated netlist tab shows the I/O pins contained in the simple_count design.
- 4) To place the input and output signals at the specified pin locations, simply select a signal from the list in the upper left Translated window and drag it over to the correct pin location in the Package view. Do this for all the input and output pins listed.



Note that your 16 MHz clock signal goes into one of the 16 Global Clock pins on the FPGA. Clock input signals should connect to global clock pins to utilize the internal global clock buffers inside the FPGA.

5) In the **Design Objects** tab, you should notice the addition of the pin numbers to the **LOC** cells of the corresponding signals. To view more of the Design Objects window, place your cursor along the line dividing the Design Objects tab and the Package window. Drag the window to the right to extend the Design Objects window and shrink the Package window.



6) In addition to the pin location constraints, you will also want to define the I/O standard that each pin should use. In the case of the Spartan-3A Evaluation board, you should set these to LVCMOS33 as shown in the figure below. Click your cursor in the IO Standard cell of each pin and select the LVCMOS33 option from the drop-down menu.

Processes									
lew Constraints: simple_count.ucf									
All 🗾 IOs									
Name 🛆 Net Name Type ID Direction LOC Bank ID Standard V									
🔤 clock	clock	PAD	Input	C10	BANKO	.VCMOS33 💌	N/A		
🖙 enable	enable	PAD	Input	КЗ	BANK3		1		
🗢 leds<0>	leds<0>	PAD	Output	D14	BANK1	LVCM0S25			
🗢 leds<1>	leds<1>	PAD	Output	C16	BANK1	LVCM0S33			
🗢 leds<2>	leds<2> leds<2> PAD Output C15 BANK1								
🔄 leds<3>	leds<3>	PAD	Output	B15	BANKO	LVDS_33			
	LVPECL_3								
Processes Design Objects									

- 7) Click the **Save** icon **I** to save your I/O constraints to the UCF file.
- 8) Close the Package and FloorPlan tabs.
- 9) To verify that the timing and pin constraints are accurately added to the user constraints file, select the **simple_count.ucf** file in the Sources window.
- 10) Double-click on the **Edit Constraints (Text)** option in the Process window and verify the constraints match those shown below.

🚾 Xilinx - ISE - C:\xilinx_designs\s3aeval\blink_led	\blink_led.ise - [simple_count.ucf]	
🛐 Eile Edit View Project Source Process Window !	<u>t</u> elp	_ 8 ×
🗋 🖻 🗐 🕼 🔏 🖻 🎘 🖄 🕬	J 🗩 🔎 X X 🖉 🖻 🗛 🗟 🗉 🗖 🌽 😽	
	2 🕸 🛎 🎀 跳 跳 跳 🛛 🗧 🖻 🗎 🖀 🖻 🖄 🔦 🌤 🕸 🖉	
Sources for: Implementation	<pre>1 NET "clock" TNM_NET = clock; 2 TIMESPEC TS_clock = PERIOD "clock" 62.5 ns HIGH 50%; 3 NET "clock" LOC = C10; 4 NET "enable" LOC = K3; 5 NET "leds<0>" LOC = D14; 6 NET "leds<1>" LOC = C16; 7 NET "leds<2>" LOC = C15; 8 NET "leds<3>" LOC = B15; 9 NET "clock" IOSTANDARD = "LVCMOS33"; 10 NET "enable" IOSTANDARD = "LVCMOS33"; 11 NET "leds<0>" IOSTANDARD = "LVCMOS33"; 12 NET "leds<1>" IOSTANDARD = "LVCMOS33"; 13 NET "leds<2>" IOSTANDARD = "LVCMOS33"; 14 NET "leds<3>" IOSTANDARD = "LVCMOS33";</pre>	4
	15	

11) Close the constraints file.



Implementing the Design

You are now ready to implement your design. Instead of just running the Implement Design process, you can run the Generate Program File process instead. This will automatically run the Implement Design processed first, and then create the programming file you will need to load into the FPGA.

Because the Spartan-3A Evaluation kit uses a separate low cost USB cable and the AvProg programming utility to program the FPGA, you should not run the Configure Target Device process. If you happen to have a special Xilinx USB JTAG that connects to the J5 header on the Spartan-3A board, then you could run this process.

1) Double-click on the Generate Programming File process to implement your design.



Verifying the Results

Once your design has been implemented, you will want to verify the completed results to make sure the timing and I/O constraints where met and to get a feel for the FPGA design resources required.

1) Double-click on the **View Design Summary** process to view the implementation results.





🔀 FPGA Design Summary			blink led P	roiect Status	: (05/12/2	2008 - 18:30:41)		
🖻 Design Overview	Project File:	blink led.i:	se –	-	Current S	itate:	Programming Fil	e Generated
📄 Summary	Module Name:	simple co	unt		• F	nois.	No Errors	
📄 IOB Properties	Target Deuise:	ue2e400a	46050			lorningo:	No U(amingo	
📑 Module Level Utilization	Target Device.	XC354008-	411200	0: 1.	• •	anings.		
Timing Constraints	Product Version:	ISE IU.I.U	II - Foundati	on Simulator	• 8	outing Results:	All Signals Com	bletely Routed
Pinout Report	Design Goal:	Balanced			• 1	iming Constraints:	All Constraints N	<u>1et</u>
Errors and Warrings	Design Strategy:	Xilinx Defa	ult (unlocke	d)	• Fi	inal Timing Score:	0 (Timing Repor	<u>t)</u>
Sunthesis Messages								
Translation Messages			blink_	led Partition	Summary			E
- Map Messages	No partition informatio	n was fou	nd.					
Place and Route Messages								
📑 Timing Messages			Devic	e Utilization	Summary			Ŀ
📄 Bitgen Messages	Logic Utilization			Used		Available	Utilization	Note(s)
🔤 All Current Messages	Number of Slice Flip Flops				4	7,168	15	8
Detailed Reports	Number of 4 input LUTs				3	7,168	15	
📑 Synthesis Report	Logic Distribution							
Map Report	Number of occupied Slices	;			2	3,584	15	š 📃
📄 Place and Route Report	Number of Slices contai	ning only rel	ated logic		2	2	100%	6
📄 Static Timing Report	Number of Slices contai	ning unrelate	ed logic		0	2	02	5
L 📄 Bitgen Report	Total Number of 4 inpu	ut LUTs			3	7,168	15	ξ
····· Show of Hide Reports	Number of bonded <u>IOBs</u>				6	195	33	6
	Number of BUFGMUXs				1	24	45	<u>،</u>
			D6	C				
			Fein	uniance sun	iniary	D' 1 D 1		
Enable Ennanced Design Summary Enable Message Filtering	Final Liming Score:		0			Pinout Data:		Pinout Report
Display Incremental Messages	Routing Results:		All Signals	Completely Rou	<u>ited</u>	Clock Data:		Clock Report
Enhanced Design Summary Contents	Timing Constraints:		All Constrai	ints Met				
Show Partition Data) - toiled D				
- Show Warnings	Desert Name	Chathar			UILS	F		
🔲 Show Failing Constraints	Curthonic Depart	Status		lenerateu	20.25.2000	Elluis	warnings	Inius
🦾 🗆 Show Clock Report	Synthesis Report	Current		ion May 12 18:	30:35 2008	0	0	0
	Translation Report	Current	F	п мау то то:48 Пм 10 то 51	50 2000	0	0	0
	Map Heport	Current		п мау 16 10:51	:53 2008		0	
	Chatia Timina Daga 1	Current	1	n may 16 10:52	: 32 2008		0	0
	Diterr Depent	Current		n may 16 10:52	: 36 2008	0	0	
	Bitgen Report	Lurrent	+	п мау ть т0:52	:46 2008	U	0	U
			Date	e Generated:	05/16/2008	3 - 10:53:43		

2) This will bring up the **Design Summary** window as shown below.

- 3) In the upper right section of the Project Status, you can quickly get a feel for the implementation results by seeing there were no Errors or Warnings, all signals routed, and the timing constraints were met.
- 4) In the Device Utilization Summary section you can see that the design required 4 flipflops, 6 I/Os, and 1 BUFGMUX. It is always a good sanity check to compare this with what you think the design should be.
- 5) In the FPGA Design Summary window along the left of the window, click on the **Static Timing Report** under the Detailed Reports section. If you scroll to the bottom of this report, you should see something similar to what is shown below. All timing constraints should be met and the maximum clock frequency for the design should be something much greater than the specified 16 MHz.



_____ All constraints were met. Data Sheet report: _____ All values displayed in nanoseconds (ns) Clock to Setup on destination clock clock | Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| clock | 2.121| | | 1 _____+ Timing summary: _____ Timing errors: O Score: O Constraints cover 10 paths, 0 nets, and 13 connections Design statistics: Minimum period: 2.121ns(1) (Maximum frequency: 471.476MHz) 1) The minimum period statistic assumes all single cycle delays. Analysis completed Fri May 16 10:52:38 2008

6) Next, click on the **Pinout Report** and verify that the I/O assignments are what you specified.





LB		DIFFMIB	IU_LIUM_U/GULK6	UNUSED		U				
C10	<u>clock</u>	IBUF	IO_L09P_0/GCLK4	INPUT	LVCM0S33	0				IBUF
C11		DIFFMTB	10_L07P_0	UNUSED		0				
C12		DIFFMTB	10_L03P_0	UNUSED		0				
C13		DIFFSTB	IO_L01N_0	UNUSED		0				
C14			GND							
C15	leds<2>	IOB	IO_L24N_1/A25	OUTPUT	LVCMOS33	1	12	SLOW	NONE**	
C16	leds<1>	IOB	I0_L24P_1/A24	OUTPUT	LVCMOS33	1	12	SLOW	NONE**	
D1		DIEEMI D	כ פכח ו חו	LIMITCED		2				

As you can see from the Design Summary window, there is an abundance of information available for the implemented design. For this simple design example, there is not much need to explore them all in detail. However, if you have a design that is not working, they can prove invaluable in helping to debug a problem.

7) Close the Design Summary window when you are done reviewing the different design reports.

Configuring the FPGA

The output of the Generate Programming File process is a configuration file, or a bit file. For the simple_count design, the ISE tools created a **simple_count.bit** file that you will use to configure the FPGA.

Since the Spartan-3A Evaluation board has its own FPGA programming capability built-in, you will use the Avnet utility called **AvProg** to program the FPGA with the simple_count.bit file created in ISE.

- 1) Be sure the board jumper settings are as specified in the Hardware setup section of this tutorial.
- 2) Connect the USB cable to the Spartan-3A Evaluation board (Connector P1) and then connect to the USB port of your PC.
- 3) As a minimum, the 5V power LED (D1) should illuminate.
- 4) Start the AvProg programming utility with **Start > All Programs > Avnet > AvProg**.

Avnet Board Programming Utility v3.3.3		
Serial Port Connect to COM9 Connect to COM9 electronics marketing	Bit File None Selected Device	FPGA Operations
Send Console		G Send Mode Char Block
Receive Console		Clear Receive Mode ASCII
		G



- 5) Click the Connect to COMx button to establish a communications link between AvProg and the Spartan-3A board. The actual COM port number can vary depending on how Windows assigns the USB port to a specific serial port. AvProg automatically detects the correct COM port number assigned to the Spartan-3A Evaluation board.
- Click on the Browse button to select the simple_count.bit file from your design. Browse to the directory of our ISE project and select the bit file.

Serial Port	Bit File	FPGA Operations
Disconnect from COM9	Browse simple_count.bit	
	Device	Configure FPGA
	3s400aft256	

- 7) AvProg reads the bit file and displays the FPGA information contained in the bit file under the Device window. Verify that this is the **3s400aft256**.
- 8) Click the **Configure Device** button to program the FPGA.
- 9) Click **Yes** when asked if the bit file is for the 3s400aft256 device.
- AvProg will download the simple_count.bit file to the FPGA and once configured the blue LED should turn on, signifying that the FPGA is configured. The Receive Console window should display "FPGA programmed successfully!" message when complete.
- 11) The four LEDs should be counting. However, since the counter is running at 16 MHz, the LEDs are actually toggling so fast, that you cannot see the counting and they all appear as if they are on.
- 12) Place you finger on the **Push_A** CapSense switch. The LEDs should stop counting and hold a fixed value. Release your finger and then press again. The value should change. Given the high speed of the counter, your random stops of the counter are all you can expect.

Obviously, having the LEDs display the counter values at a 16 MHz rate is not very practical. It would be better if we could slow this down to something that the human eye could perceive. An easy way to do this is to increase the counter size to something like a 26-bit counter, and connect the LEDs to the upper 4-bits of this counter. A quick modification to the design should fix the problem.

Modifying the Design

- 1) From the Sources window in ISE, double-click on the top level **simple_count** HDL file.
- 2) Modify the source code to increase the counter registers from 4-bits to 26-bits. The examples below show the code changes for both the VHDL and Verilog versions.



```
entity simple count is
   Port | clock : in STD LOGIC;
         enable : in STD LOGIC;
         led : out STD LOGIC VECTOR (3 downto 0));
end simple count;
architecture Schavioral of Simple count 15
begin
process (clock)
begin
  if clock='1' and clock'event then
    if enable='0' then
       count <= count + 1;
    end if:
  end if;
end process;
led <= count(25 downto 22);
end Behavioral;
```

VHDL Modifications

```
module simple_count(
    input clock,
    input enable,
    output [3:0] leds
    );
    reg [25:0] count = 0;
    always @(posedge clock)
        if (~enable)
            count <= count + 1;
    assign leds[3:0] = count[25:22];
endmodule</pre>
```

Verilog Modifications

3) Click the **Save** button.

In Spartan-3A FPGAs, it is possible to compress the bit file to reduce the size. This is useful when you are storing the bit file in some external configuration memory since you will not need as much storage space for the FPGA configuration data. To see the size of the previous simple_count.bit file, browse the ISE design directory using Windows Explorer and note the file size. It should be about 200K bytes.

- 4) To compress the bit stream, right-click on the **Generate Programming File** and select **Properties**.
- 5) Click on the Enable Bit Stream Compression value to select it.



Process Properties - Ge	neral Options		×
Category General Options			
Configuration Options	Property Name	Value	1
Startup Options Readback Options	Run Design Rules Checker (DRC)		1
Suspend/Wake Options	Create Bit File		1
	Create Binary Configuration File		
	Create ASCII Configuration File		-
	Create IEEE 1532 Configuration File		-
	Enable BitStream Compression		-
	Enable Debugging of Serial Mode BitStrea	m 🗖	
	Enable Cyclic Redundancy Checking (CR	u (2	1
			1
	1		
		Property display level: Standard <u>D</u> efault	
		OK Cancel Apply Help	

- 6) Click **OK**.
- 7) Double-click on the **Generate Programming File** to re-compile the design.
- 8) When completed, go back to AvProg, re-select the new **simple_count.bit** file and press the **Configure FPGA** button.
- 9) The new design should now show the counting LEDs at a much slower rate.
- Notice that the configuration download from AvProg was significantly faster. Browse to the design directory using Windows Explorer and note the files size of the compressed simple_count.bit file. It's about 7x smaller (~30KB).

Programming the SPI Flash

The Spartan-3A Evaluation board contains a 128 Mbit Spansion SPI Flash memory that can be used to store a FPGA bit file. With the SPI memory programmed, that FPGA will configure itself on power-up, assuming the MODE jumpers are set for Master SPI mode.

Your final step in the tutorial will be to program the Spansion SPI memory and verify that the FPGA can configure from it.

- 1) From AvProg, select **Mode > Program SPI Flash** from the menu items along the top bar.
- 2) Browse to the same **simple_count.bit** file you used in the last step. Note the file size is displayed in the Bytes to Write/Read cell.
- Select the Spansion avt_s25fl128p_64kb SPI from the Flash Device drop down menu.



Serial Port	Flash File	SPI Operations
Disconnect from COM9	Browse simple_count.bit	ID Check
	Flash Device	Bulk Erase
	avt_s25fl128p_64kb	Program
AVINE	Offect (Hox) Butes to Write /Da	
alactronice marketi		ad
electronics marketi		ad Read 3643 Verity
electronics marketin		Ad Bead Verity Send Mode Char © Block
electronics marketin Send Console		ad 3643 Send Mode Char Block Send Clear
electronics marketin Send Console Receive Console		ad 3643 Send Mode Char Block Send Clea Receive Mode

- 4) If you are not sure if the SPI memory is erased or not, be safe and click on the **Bulk Erase** button to erase the SPI flash.
- 5) Once the SPI is erased, click the **Program** button.
- 6) When the SPI Flash is done being programmed, close AvProg, unplug the USB cable from the PC, then plug the cable back in.
- 7) On power-up, the FPGA should configure itself from the Spansion SPI memory and your simple_count design should be functioning.

You have now successfully completed your first design for the Spartan-3A Evaluation kit. There is much more to learn and explore, and the Help menu in ISE is a great place to start. You will also see there are many more features and ways of doing things than what was shown in this tutorial. As you become more familiar with the tools, you will likely find your preferences. In addition, there are other reference designs and tutorials available for this board through the Avnet Reference Design Center at www.em.avnet.com/spartan3a-evl.

