CMOS VIDEO RAM

256K×4 Bit CMOS Video RAM

FEATURES

- Dual port Architecture 256K × 4 bits RAM port 512 × 4 bits SAM port
- Performance

Parameter Speed	-6	-7	-8
RAM access time (tRAC)	60ns	70ns	80ns
RAM access time (tcac)	20ns	20ns	20ns
RAM cycle time (tRc)	110ns	130ns	150ns
RAM page mode cycle (tPc)	40ns	45ns	50ns
SAM access time (tsca)	18ns	20ns	20ns
SAM cycle time (tscc)	20ns	25ns	25ns
RAM active current	90mA	85mA	80mA
SAM active current	50mA	45mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All inputs and outputs TTL compatible
- Refresh: 512 Cycle/8ms Single +5V±10% Supply Voltage
- · Plastic 28-PIN 400 mil SOJ and ZIP

GENERAL DESCRIPTION

The Samsung KM424C257 is a CMOS 256K×4 bit Dual Port DRAM. It consists of a 256K×4 dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional $256K \times 4$ CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

Pin Name	Pin Function
SC	Serial Clock
SDQ0-SDQ3	Serial Data Input / Output
DT/OE	Data Transfer / Output Enable
WB/WE	Write Per Bit / Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Wo/DQo-W3/DQ3	Data Write Mask / Input / Output
SE	Serial Enable
Ao-Aa	Address Inputs
Vcc	Power (+5)
Vss	Ground
N.C.	No Connection
DSF	Special Function Control
QSF	Special Flag Output



CMOS VIDEO RAM


PIN CONFIGURATION (Top Views)

28 VSS SC 1 27 SDQ3 SDQ0 2 SDQ1 3 26 SDQ2 25 SE DT/OE 4 W0/DQ0 5 24 W3/DQ3 23 W2/DQ2 W1/DQ1 6 WB/WE 7 22 DSF 21 CAS N.C. 8 RAS 9 20 QSF 19 Ao A₈ 10 A6 [11 18 A1 A5 12 17 A2 A4 13 16 A3 15 A7 Vcc 14

28 Pin 400 mil SOJ

67E D








CMOS VIDEO RAM

FUNCTIONAL BLOCK DIAGRAM



CMOS VIDEO RAM

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS	VIN, VOUT	-1 to +7.0	v
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	v
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

ltem	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	×
Ground	V _{SS}	0	0	0	V
Input High Voltage	ViH	2.4		6.5	v
Input Low Voltage	VIL	-1.0	_	0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 <v<sub>IN<6.5V, all other pins not under test=0 volts.)</v<sub>	lıı.	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≼V _{OUT} ≼5.5V)	lol	-10	10	μΑ
Output High Voltage Level (RAM I _{OH} =-5mA, SAM I _{OH} =-2mA)	Vон	2.4	_	v
Output Low Voltage Level (RAM I _{OL} =4.2mA, SAM I _{OL} =2mA)	Vol	—	0.4	v

CAPACITANCE (t_A=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C _{IN2}	2	7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	C _{DQ}	2	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	CSDQ	2	7	pF
Output Capacitance (QSF)	CQSF	2	7	pF

SAMSUNG ELECTRONICS

CMOS VIDEO RAM

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

				KM424C25	7	
Parameter(RAM Port)	SAM Port	Symbol	-6	-7	-8	Unit
Operating Current*1	Standby	ICC1	90	85	80	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC1A	140	130	120	mA
Standby Current*1	Standby	ICC2	5	5	5	mA
(RAS=CAS=DT/OE=WB/WE=VIH,DSF=VIL)	Active	ICC2A	50	45	40	mA
RAS Only Refresh Current*1	Standby	ICC3	90	85	80	mA
(CAS=VIH, RAS Cycling @tRc=min.)	Active	ІссзА	140	130	120	mA
Fast Page Mode Current*1	Standby	ICC4	70	65	60	mA
(RAS=VIL, CAS Cycling @tec=min.)	Active	ICC4A	120	110	100	mA
CAS-Before-BAS Refresh Current*1	Standby	ICC5	90	85	80	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC5A	140	130	120	mA
Data Transfer Current*1	Standby	ICC6	120	115	110	mA
(RAS and CAS Cycling @tRc=min.)	Active	ICC6A	170	160	150	mA
Flash Write Cycle	Standby	ICC7	90	85	80	mA
(RAS and CAS Cycling @trc=min.)	Active	ICC7A	140	130	120	mA
Block Write Cycle	Standby	ICC8	100	95	90	mA
(RAS and CAS Cycling @tsc=min.)	Active	ІссвА	150	140	130	mA
Color Register Load or Read Cycle	Standby	ICC9	90	85	80	mA
(RAS and CAS Cycling @tac=min.)	Active	ІссяА	140	130	120	mA

NOTE*1: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is Specified as average current.

In Icc1, Icc3, address transition should be changed only once while RAS=VIL.

In ICC4, address transition should be changed only once while CAS=VIH.



CMOS VIDEO RAM

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, Vcc=5.0V±10%, see notes 1,2)

- .			-6		-7		-8	Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		20		ns	
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	t RAC		60		70		80	ns	3,4
Access time from CAS	tCAC		20		20		20	ns	4
Access time from column address	taa		30		35		40	ns	3,11
Access time from CAS precharge	tCPA .		35		40		45	ns	3
CAS to output in Low-Z	tcLz	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tRAS	60	10K	70	10K	80	10K	ns	
RAS pulse width(fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time	tRSH	20		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tCAS	20	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	40	20	50	25	60	ns	5,6
RAS to column address delay time	tRAD	15	30	15	35	20	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time	tCPN	10		10		10		ns	
CAS precharge time(fast page mode)	tCP	10		10		10		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	tRAH	10		10		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH	15		15		15		ns	
Column address hold referenced to RAS	tan	50		55		60		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	trich	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twcн	15		15		15		ns	
Write command hold referenced to RAS	twcR	45		55		60		ns	
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	



CMOS VIDEO RAM

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	TOHR	45		55		60		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwp	40		45		45		ns	8
RAS to WE delay	tRWD	85		95		105		ns	8
Column address to WE delay time	tawo	55		60		65		ns	8
CAS setup time(C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time(C-B-R refresh)	tCHR	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
RAS hold time referenced to OE	tROH	15		20		20		ns	7
Access time from output enable	tOEA		20		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay time from OE	toez	0	15	0	15	0	15	ns	
Output enable command hold time	toeh	15		15		15		ns	
Data to CAS delay	tozc	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	
Refresh period(512 cycle)	TREF		8		8		8	ms	
WB set-up time	twsR	0		0		0		ns	
WB hold time	tRWH	10		10		15		ns	
DSF set-up time referenced to RAS([)	tFSR	0		0		0		ns	
DSF hold time referenced to RAS([)	t FHR	45		55		60	_	ns	
DSF hold time referenced to RAS(1)	tRFH	10		10		15		ns	
DSF set-up time referenced to CAS	tFSC	0		0		0		ns	
DSF hold time referenced to CAS	tCFH	10		15		15		ns	
Write per bit mask data set-up	tms	0		0		0		ns	
Write per bit mask data hold	tмн	10		10		15		ns	
DT high set-up time	tтнs	0		0		0		ns	
DT high hold time	tтнн	10		10		15		ns	
DT high set-up time	trus	0		0		0		ns	
DT low hold time	πιн	10		10		15		ns	
DT low hold ref to RAS(real time read transfer)	tRTH	50		60		65		ns	
DT low hold ref to CAS(real time read transfer)	tстн	15		20		25		ns	
DT low hold ref to col.addr.(real time read transfer) tath	20		25.		30		ns	
SE set-up referenced to RAS	tesr	0		0		0		ns	
SE hold time referenced to RAS	TREH	10		10		15		ns	

2



ELECTRONICS

CMOS VIDEO RAM

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT to RAS precharge time	t TRP	40		50		60		ns	
DT precharge time	tτρ	20		20		25		ns	
RAS to first SC delay(read transfer)	tRSD	60		70		80		ns	
CAS to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col.Addr.to first SC delay(read transfer)	tasD	35		40		40		ns	-
Last SC to DT lead time	ttsl.	5		5		5		ns	
DT to first SC delay time(read transfer)	trsd	10		10		15		ns	
Last SC to RAS set-up time(serial input)	tsrs	30	· · · · ·	30		30		ns	
RAS to first SC delay time(serial input)	tSRD	20		20		25		ns	
RAS to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from RAS									
(pseudo write transfer)	tsdz	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	• • • • • • • • • • • • • • • • • • • •
SC cycle time	tscc	20		25		25		ns	12
SC pulse width (SC high time)	tsc	6		7		7		ns	
SC precharge(SC low time)	tscp	6		7		7		ns	
Access time from SC	tsca		18		20		20	ns	4
Serial output hold time from SC	tsoн	5		5		5		ns	
Serial input set-up time	tsos	0		0	•	0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from SE	tsea		15		20		20	ns	4
SE pulse width	tSE	20		20		25		ns	
SE precharge time	tsep	20		20		25		ns	
Serial output turn-off from SE	tsez	0	15	0	15	0	15	ns	7
Serial input to SE delay time	tsze	0		0		0		ns	
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	tswн	10		15		15		ns	
Serial write disable set-up time	tswis	5		5		5		ns	
Serial write disable hold time	tswiн	15		15		15		ns	~
Split transfer set-up time	tsts	25		25		25		ns	
Split transfer hold time	tsтн	25		25		25		ns	
SC-QSF delay time	tsoo		25		25		25	ns	
DT-QSF delay time	trad		25		25		25	ns	-
CAS-QSF delay time	tCQD		30		35		40	ns	
RAS-QSF delay time	tRQD		60		70		80	ns	



CMOS VIDEO RAM


NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- 2. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$, and are assumed to be 5ns for all inputs. Inputs signal transition from 0 to 3V for AC Testing.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF. Dout comparator level:VOH/VOL=2.0/0.8V
- SAM port outputs are measured with a load equivalent to 1 TTL loads and 50pF. Dout comparator level: V_{OH}/V_{OL}=2.0/0.8V.
- 5. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 6. Assumes that tRCD≥tRCD(max).
- The parameters, t_{OFF(max)}, t_{OEZ(max)}, t_{SDZ(max)}, and t_{SEZ(max)}, define the time at which the output. achieves the open circuit condition and is not referenced to V_{OH} or V_{OI}.

- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(mm) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD(min}) and t_{RWD}≥t_{RWD(min}) and t_{AWD}≥t_{AWD(min}), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- Operation within the t_{RAD(max)} limit insures that t_{RCD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. Assume tr=3ns

67E D

13. Recomended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts.

All timing measurements are referenced from ViL (max) and ViH (min) with transition time = 3.0ns



DEVICE OPERATION

The KM424C257 contains 1,048,576 memory locations. Eighteen address 'bits are required to address a particular 4-bit word in the memory array. Since the KM424C257 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address inputs.

Operation of the KM424C257 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM424C257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_RP) requirement.

RAS and **CAS** Timing

The minimum \overline{RAS} and \overline{CAS} pulse widths are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining $\overline{WB}/\overline{WE}$ high during a $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low

before $t_{RCD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overrightarrow{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA}

The KM424C257 has common data I/O pins. The $\overline{DT}/\overline{OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{DT}/\overline{OE}$ must be low for the period of time defined by t_{OEA} .

Write

The KM424C257 can perform early write and readmodify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{WB}/\overline{WE}$, whichever is later.

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{\text{WB}}/\overline{\text{WE}}$ is held 'low' at the falling edge of RAS, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a 'O' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 1.

Table 1.	Truth	table	for	write-per-bi	t function
----------	-------	-------	-----	--------------	------------

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	н	н	Н	*	WRITE ENABLE
	н	н	L	1	WRITE ENABLE
				0	INHIBIT WRITE



DEVICE OPERATION (Continued)

Block Write

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF "Low" at the falling edge of \overline{RAS} and by holding DSF "high" at the falling edge of \overline{CAS} . The state of the $\overline{WB}/\overline{WE}$ at the falling edge of \overline{RAS} determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of \overline{CAS} , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (Ao and A1) are internally controlled and only the seven most significant column address (A2~A8) are latched at the falling edge of \overline{CAS} .

Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding \overline{CAS} "high", $\overline{WB}/\overline{WE}$ "Low" and DSF "high" at the falling edge of \overline{RAS} . The mask data must also be provided on the Wi/DQi lines at the falling edge of \overline{RAS} in order to enable the flash write operation for selected I/O blocks.

Data Output

The KM424C257 has a three state output buffers which are controlled by \overline{CAS} and $\overline{DT}/\overline{OE}$. When either \overline{CAS} or $\overline{DT}/\overline{OE}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{RAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM424C257 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modity-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

Refresh

The data in the KM424C257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

67E D

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address, (A_0-A_3) .

CAS-before-RAS Refresh: The KM424C257 has CASbefore-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(tcsn) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C257 hidden refresh cycle is actually a CASbefore-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM424C257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh or CASbefore-RAS refresh is the preferred method.

Transfer Operation

- 1. Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.).
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
- 3. Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding \overrightarrow{CAS} high, $\overrightarrow{DT}/\overrightarrow{OE}$ low and $\overrightarrow{WB}/\overrightarrow{WE}$ high at the falling edge of \overrightarrow{RAS} . The row address



CMOS VIDEO RAM

DEVICE OPERATION (Continued)

selected at the falling edge of RAS determines the RAM row to be trasferred into the SAM.

The actual data transfer completed at the rising edge of

data transfer. A psuedo write transfer is accomplished by holding CAS high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if

Table 2.	Truth	table	for	Transfer	operation
----------	-------	-------	-----	----------	-----------

RAS Falling Edge			-	Transfer	Transfer	Sam port		
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction		Mode
н	L	н	*	L	Read Transfer	RAM→SAM	512×4	Input→Output
н	L	L	L	L	Masked Write Transfer	SAM→RAM	512X4	Output→Input
Н	L	L	н	L	Pseudo Write Transfer	_	-	Output→Input
н	L	н	*	н	Split Read Transfer	RAM→SAM	256×4	Not Changed
н	L	L	*	н	Split Write Transfer	SAM→RAM	256×4	Not Changed

*: Don't Care

 $\overline{\text{DT}/\text{OE}}$. When the transfer is completed, the SDQ lines are set into the otuput mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT}/\text{OE}}$ and becomes valid on the SDQ lines after the specified access time tsca from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant VIL or VIH after the SC precharge time t_{SCP} has seen satisfied, a rising edge of the SC clock until after a specified delay tsrb from the rising edge of RAS.

Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the ts_C precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tsnp from the rising edge of RAS.

Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of $\overline{\text{RAS}}$ selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (As) that is strobed in on the falling edge of CAS. If As is high, the transfer is to the high half of the register. If As is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register. with an uninterrupted serial data stream, then the timings tTSL and tTSD must be met.

In write tranfer mode, holding DSF high on the falling edge of \overline{RAS} permits use of a Split Register mode of transfer write. This mode allows \overline{SE} to be high on the falling edge of \overline{RAS} without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.



CMOS VIDEO RAM

DEVICE OPERATION (Continued)

Split Register Active Status Output (QSF)

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

Serial Clock (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.

Serial Input/Output (SDQ0-SDQ3)

Serial input and serial output share common I/O pins Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode


Tap Address Limitation

The Tap Address of non-split transfer cycle preceding split transfer cycle should be between 0 and 253 or between 256 and 509.


Power-up


An initial pause of $200 \ \mu sec$ is required after power-up followed by 8 initialization cycles before proper device operation is assured.

Table 3. SPLIT REGISTER MODE










SAMSUNG ELECTRONICS INC 67E D ■ 7964142 0016571 2TT ■ SMGK KM424C257

TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE




148

SAMSUNG

ELECTRONICS

CMOS VIDEO RAM


TIMING DIAGRAMS (Continued) PAGE MODE WRITE CYCLE (EARLY WRITE)





CMOS VIDEO RAM

TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITE CYCLE




SAMSUNG ELECTRONICS


CMOS VIDEO RAM


TIMING DIAGRAMS (Continued)


RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH










CMOS VIDEO RAM

TIMING DIAGRAMS (Continued)

BLOCK WRITE CYCLE





2

*1 WB/WE	*2 W0/DQ0-W3/DQ3	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0. Write Disable 1: Write Enable

COLUMN SELECT DATA


W_0/DQ_0 - Column 0 (A _{IC} =0, A _{OC} =0)	
W_1/DQ_1 — Column 1 (A _{IC} =0, A _{OC} =1)	Wn/DQn
W2/DQ2 - Column 2 (AIC=1, AOC=0)	> = 0: Disable
W_3/DQ_3 — Column 3 (A _{IC} =1, A _{OC} =1)	= 1: Enable



TIMING DIAGRAMS (Continued)

KM424C257

CMOS VIDEO RAM





*1 WB/WE	*2 W0/DQ0-W3/DQ3	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)


WM1 Data: 0: Write Disable 1: Write Enable

COLUMN SELECT DATA						
W_0/DQ_0 — Column 0 (A _{IC} =0, A _{OC} =0)						
W_1/DQ_1 — Column 1 (A _{IC} =0, A _{OC} =1)	Wn/DQn "					
W_2/DQ_2 — Column 2 (A _{IC} =1, A _{OC} =0)	= 0: Disable					
W_3/DQ_3 — Column 3 (A _{IC} =1, A _{OC} =1)	= 1: Enable					



CMOS VIDEO RAM


TIMING DIAGRAMS (Continued) READ TRANSFER CYCLE



SAMSUNG ELECTRONICS INC 67E 7964142 D016581 149 SMGK KM424C257 CMOS VIDEO RAM

TIMING DIAGRAMS (Continued)


REAL TIME READ TRANSFER CYCLE



CMOS VIDEO RAM

TIMING DIAGRAMS (Continued)


SPLIT READ TRANSFER CYCLE



2

ELECTRONICS


SAMSUNG ELECTRONICS INC 67E D 7964142 0016583 T11 ■SMGK KM424C257 CMOS VIDEO RAM



67E D 🗰 7964142 OO16584 958 🎟 SMGK

KM424C257


CMOS VIDEO RAM



This Material Copyrighted By Its Respective Manufacturer


TIMING DIAGRAMS (Continued)

SPLIT WRITE TRANSFER CYCLE




CMOS VIDEO RAM

SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (SE Controlled Outputs)




CMOS VIDEO RAM

TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE (SE Controlled Inputs)



SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)





CMOS VIDEO RAM

PACKAGE DIMENSIONS

28-PIN PLASTIC SOJ

Units Inches (millimeters)





28-PIN PLASTIC ZIP

