Device Usage Page (device_usage_statistics.html)

This HTML page displays the device usage statistics that will be sent to Xilinx. The file also contains predefined XML tags used to simplify processing.
 
Please verify the contents are okay to send to Xilinx!
 

 
Software Version and Target Device
Product Version: ISE:11.4 (ISE) Target Family: virtex6
OS Platform: NT Target Device: xc6vlx240t
Project ID (random number) 3953.a157df0dda9a459ea4b059f69574c95c.15 Target Package: ff1156
Registration ID 174114288_179094039_220 Target Speed: -3
Date Generated Mi 15. Sep 09:20:59 2010
 
Device Usage Statistics
Macro StatisticsMiscellaneous StatisticsNet StatisticsSite Usage
  MiscellaneousStatistics
  • AGG_BONDED_IO=85
  • AGG_IO=85
  • AGG_LOCED_IO=80
  • AGG_SLICE=1943
  • NUM_BONDED_IOB=75
  • NUM_BONDED_IOBM=5
  • NUM_BONDED_IOBS=5
  • NUM_BSCAN=1
  • NUM_BSFULL=3902
  • NUM_BSLUTONLY=1848
  • NUM_BSREGONLY=243
  • NUM_BSUSED=5993
  • NUM_BUFG=4
  • NUM_BUFIODQS=4
  • NUM_BUFR=2
  • NUM_DPRAM_O5ANDO6=280
  • NUM_DPRAM_O6ONLY=16
  • NUM_DSP48E1=3
  • NUM_IDELAYCTRL=2
  • NUM_IOB_FF=1
  • NUM_IODELAYE1=46
  • NUM_ISERDESE1=36
  • NUM_LOCED_BUFR=2
  • NUM_LOCED_IOB=70
  • NUM_LOCED_IOBM=5
  • NUM_LOCED_IOBS=5
  • NUM_LOCED_IODELAYE1=6
  • NUM_LOCED_MMCM_ADV=2
  • NUM_LOCED_OSERDESE1=7
  • NUM_LOGIC_O5ANDO6=283
  • NUM_LOGIC_O5ONLY=243
  • NUM_LOGIC_O6ONLY=3688
  • NUM_LUT_RT_DRIVES_CARRY4=27
  • NUM_LUT_RT_DRIVES_FLOP=943
  • NUM_LUT_RT_DRIVES_OTHERS=11
  • NUM_LUT_RT_EXO5=943
  • NUM_LUT_RT_EXO6=36
  • NUM_LUT_RT_O5=108
  • NUM_LUT_RT_O5ANDO6=2
  • NUM_LUT_RT_O6=243
  • NUM_MMCM_ADV=2
  • NUM_OLOGICE1=1
  • NUM_OSERDESE1=74
  • NUM_RAMB36E1=56
  • NUM_SLICEL=1745
  • NUM_SLICEM=198
  • NUM_SLICE_CARRY4=128
  • NUM_SLICE_CONTROLSET=264
  • NUM_SLICE_CYINIT=6704
  • NUM_SLICE_F7MUX=311
  • NUM_SLICE_F8MUX=3
  • NUM_SLICE_FF=5532
  • NUM_SLICE_LATCHLOGIC=1
  • NUM_SLICE_LATCHTHRU=1
  • NUM_SLICE_UNUSEDCTRL=160
  • NUM_SRL_O5ANDO6=4
  • NUM_SRL_O5ONLY=1
  • NUM_SRL_O6ONLY=254
  • NUM_UNUSABLE_FF_BELS=1125
  • Xilinx Core clock_generator_v3_02_a=1
NetStatistics
  • NumNets_Active=9011
  • NumNets_Gnd=1
  • NumNets_Vcc=2
  • NumNodesOfType_Active_BENTQUAD=3415
  • NumNodesOfType_Active_BOUNCEACROSS=1333
  • NumNodesOfType_Active_BOUNCEIN=1624
  • NumNodesOfType_Active_BUFGROUT=6
  • NumNodesOfType_Active_BUFINP2OUT=22
  • NumNodesOfType_Active_CLKPIN=2429
  • NumNodesOfType_Active_CNTRLPIN=1677
  • NumNodesOfType_Active_DOUBLE=13828
  • NumNodesOfType_Active_GENERIC=112
  • NumNodesOfType_Active_GLOBAL=310
  • NumNodesOfType_Active_HLONG=134
  • NumNodesOfType_Active_HQUAD=2392
  • NumNodesOfType_Active_INPUT=4200
  • NumNodesOfType_Active_IOBIN2OUT=229
  • NumNodesOfType_Active_IOBINPUT=675
  • NumNodesOfType_Active_IOBOUTPUT=499
  • NumNodesOfType_Active_LUTINPUT=20123
  • NumNodesOfType_Active_OPTDELAY=4
  • NumNodesOfType_Active_OUTBOUND=9312
  • NumNodesOfType_Active_OUTPUT=8711
  • NumNodesOfType_Active_PADINPUT=142
  • NumNodesOfType_Active_PADOUTPUT=64
  • NumNodesOfType_Active_PINBOUNCE=5944
  • NumNodesOfType_Active_PINFEED=31157
  • NumNodesOfType_Active_REFCLK=2
  • NumNodesOfType_Active_REGINPUT=2485
  • NumNodesOfType_Active_SINGLE=16446
  • NumNodesOfType_Active_VLONG=284
  • NumNodesOfType_Active_VQUAD=6074
  • NumNodesOfType_Gnd_BOUNCEIN=1055
  • NumNodesOfType_Gnd_CLKPIN=117
  • NumNodesOfType_Gnd_CNTRLPIN=343
  • NumNodesOfType_Gnd_HGNDOUT=512
  • NumNodesOfType_Gnd_INPUT=5620
  • NumNodesOfType_Gnd_IOBIN2OUT=40
  • NumNodesOfType_Gnd_IOBINPUT=399
  • NumNodesOfType_Gnd_IOBOUTPUT=2
  • NumNodesOfType_Gnd_LUTINPUT=839
  • NumNodesOfType_Gnd_OUTBOUND=1
  • NumNodesOfType_Gnd_OUTPUT=3
  • NumNodesOfType_Gnd_PADINPUT=2
  • NumNodesOfType_Gnd_PINBOUNCE=251
  • NumNodesOfType_Gnd_PINFEED=7308
  • NumNodesOfType_Gnd_REGINPUT=60
  • NumNodesOfType_Gnd_SINGLE=1
  • NumNodesOfType_Vcc_BOUNCEIN=140
  • NumNodesOfType_Vcc_CLKPIN=117
  • NumNodesOfType_Vcc_CNTRLPIN=435
  • NumNodesOfType_Vcc_HVCCOUT=737
  • NumNodesOfType_Vcc_INPUT=366
  • NumNodesOfType_Vcc_IOBIN2OUT=1
  • NumNodesOfType_Vcc_IOBINPUT=280
  • NumNodesOfType_Vcc_LUTINPUT=1958
  • NumNodesOfType_Vcc_OUTPUT=1
  • NumNodesOfType_Vcc_PINBOUNCE=280
  • NumNodesOfType_Vcc_PINFEED=3182
  • NumNodesOfType_Vcc_REGINPUT=24
SiteStatistics
  • BUFG-BUFGCTRL=4
  • IOB-IOBM=40
  • IOB-IOBS=35
  • ISERDESE1-ILOGICE1=36
  • OSERDESE1-OLOGICE1=74
  • RAMB36E1-RAMBFIFO36E1=56
  • SLICEL-SLICEM=471
SiteSummary
  • BSCAN=1
  • BSCAN_BSCAN=1
  • BUFG=4
  • BUFG_BUFG=4
  • BUFIODQS=4
  • BUFIODQS_BUFIODQS=4
  • BUFR=2
  • BUFR_BUFR=2
  • CARRY4=128
  • DSP48E1=3
  • DSP48E1_DSP48E1=3
  • FF_INIT=1389
  • HARD0=25
  • HARD1=9
  • IDELAYCTRL=2
  • IDELAYCTRL_IDELAYCTRL=2
  • INVERTER=5
  • IOB=75
  • IOBM=5
  • IOBM_INBUF=5
  • IOBM_OUTBUF=5
  • IOBM_O_OUTUSED=5
  • IOBS=5
  • IOBS_INBUF=1
  • IOBS_OUTBUF=5
  • IOB_INBUF=47
  • IOB_OUTBUF=72
  • IODELAYE1=46
  • IODELAYE1_IODELAYE1=46
  • ISERDESE1=36
  • ISERDESE1_ISERDESE1=36
  • LUT5=1576
  • LUT6=4185
  • LUT_OR_MEM5=288
  • LUT_OR_MEM6=621
  • MMCM_ADV=2
  • MMCM_ADV_MMCM_ADV=2
  • NULLMUX=7
  • OLOGICE1=1
  • OLOGICE1_OUTFF=1
  • OSERDESE1=74
  • OSERDESE1_OSERDESE1=74
  • PAD=85
  • RAMB36E1=56
  • RAMB36E1_RAMB36E1=56
  • REG_INIT=4145
  • SELMUX2_1=314
  • SLICEL=1745
  • SLICEM=198
 
Configuration Data
BSCAN_BSCAN
  • DISABLE_JTAG=[FALSE:1]
  • JTAG_CHAIN=[2:1]
BUFIODQS_BUFIODQS
  • DQSMASK_ENABLE=[FALSE:4]
BUFR_BUFR
  • BUFR_DIVIDE=[2:2]
DSP48E1
  • ALUMODE0=[ALUMODE0:3] [ALUMODE0_INV:0]
  • ALUMODE1=[ALUMODE1:3] [ALUMODE1_INV:0]
  • ALUMODE2=[ALUMODE2:3] [ALUMODE2_INV:0]
  • ALUMODE3=[ALUMODE3:3] [ALUMODE3_INV:0]
  • CARRYIN=[CARRYIN:3] [CARRYIN_INV:0]
  • CLK=[CLK:3] [CLK_INV:0]
  • INMODE0=[INMODE0:3] [INMODE0_INV:0]
  • INMODE1=[INMODE1_INV:0] [INMODE1:3]
  • INMODE2=[INMODE2_INV:0] [INMODE2:3]
  • INMODE3=[INMODE3:3] [INMODE3_INV:0]
  • INMODE4=[INMODE4:3] [INMODE4_INV:0]
  • OPMODE0=[OPMODE0:3] [OPMODE0_INV:0]
  • OPMODE1=[OPMODE1_INV:0] [OPMODE1:3]
  • OPMODE2=[OPMODE2:3] [OPMODE2_INV:0]
  • OPMODE3=[OPMODE3:3] [OPMODE3_INV:0]
  • OPMODE4=[OPMODE4:3] [OPMODE4_INV:0]
  • OPMODE5=[OPMODE5_INV:0] [OPMODE5:3]
  • OPMODE6=[OPMODE6_INV:0] [OPMODE6:3]
DSP48E1_DSP48E1
  • ACASCREG=[0:2] [1:1]
  • ADREG=[0:3]
  • ALUMODE0=[ALUMODE0:3] [ALUMODE0_INV:0]
  • ALUMODE1=[ALUMODE1:3] [ALUMODE1_INV:0]
  • ALUMODE2=[ALUMODE2:3] [ALUMODE2_INV:0]
  • ALUMODE3=[ALUMODE3:3] [ALUMODE3_INV:0]
  • ALUMODEREG=[0:3]
  • AREG=[0:2] [1:1]
  • AUTORESET_PATDET=[NO_RESET:3]
  • A_INPUT=[DIRECT:3]
  • BCASCREG=[0:2] [1:1]
  • BREG=[0:2] [1:1]
  • B_INPUT=[DIRECT:3]
  • CARRYIN=[CARRYIN:3] [CARRYIN_INV:0]
  • CARRYINREG=[0:3]
  • CARRYINSELREG=[0:3]
  • CLK=[CLK:3] [CLK_INV:0]
  • CREG=[0:3]
  • DREG=[0:3]
  • INMODE0=[INMODE0:3] [INMODE0_INV:0]
  • INMODE1=[INMODE1_INV:0] [INMODE1:3]
  • INMODE2=[INMODE2_INV:0] [INMODE2:3]
  • INMODE3=[INMODE3:3] [INMODE3_INV:0]
  • INMODE4=[INMODE4:3] [INMODE4_INV:0]
  • INMODEREG=[0:3]
  • MREG=[0:1] [1:2]
  • OPMODE0=[OPMODE0:3] [OPMODE0_INV:0]
  • OPMODE1=[OPMODE1_INV:0] [OPMODE1:3]
  • OPMODE2=[OPMODE2:3] [OPMODE2_INV:0]
  • OPMODE3=[OPMODE3:3] [OPMODE3_INV:0]
  • OPMODE4=[OPMODE4:3] [OPMODE4_INV:0]
  • OPMODE5=[OPMODE5_INV:0] [OPMODE5:3]
  • OPMODE6=[OPMODE6_INV:0] [OPMODE6:3]
  • OPMODEREG=[0:3]
  • PREG=[0:1] [1:2]
  • SEL_MASK=[MASK:3]
  • SEL_PATTERN=[PATTERN:3]
  • USE_DPORT=[FALSE:3]
  • USE_MULT=[MULTIPLY:3]
  • USE_PATTERN_DETECT=[NO_PATDET:3]
  • USE_SIMD=[ONE48:3]
FF_INIT
  • CK=[CK:1385] [CK_INV:4]
  • FFINIT=[INIT0:1341] [INIT1:48]
  • FFSR=[SRLOW:1350] [SRHIGH:39]
  • SYNC_ATTR=[ASYNC:849] [SYNC:540]
IDELAYCTRL_IDELAYCTRL
  • BIAS_MODE=[0:2]
  • HIGH_PERFORMANCE_MODE=[FALSE:2]
  • IDELAYCTRL_EN=[ENABLE:2]
  • RESET_STYLE=[V5:2]
IOBM_INBUF
  • IBUF_LOW_PWR=[FALSE:5]
IOBS_INBUF
  • IBUF_LOW_PWR=[FALSE:1]
IOB_INBUF
  • DIFF_TERM=[TRUE:1]
  • IBUF_LOW_PWR=[FALSE:32] [TRUE:15]
IODELAYE1
  • C=[C:46] [C_INV:0]
  • DATAIN=[DATAIN_INV:0] [DATAIN:46]
  • IDATAIN=[IDATAIN_INV:0] [IDATAIN:36]
IODELAYE1_IODELAYE1
  • C=[C:46] [C_INV:0]
  • CINVCTRL_SEL=[FALSE:46]
  • DATAIN=[DATAIN_INV:0] [DATAIN:46]
  • DELAYCHAIN_OSC=[FALSE:46]
  • DELAY_SRC=[IO:36] [O:10]
  • HIGH_PERFORMANCE_MODE=[TRUE:46]
  • IDATAIN=[IDATAIN_INV:0] [IDATAIN:36]
  • IDELAY_TYPE=[FIXED:10] [VAR_LOADABLE:36]
  • IDELAY_VALUE=[0:46]
  • ODELAY_TYPE=[FIXED:2] [VARIABLE:4] [VAR_LOADABLE:40]
  • ODELAY_VALUE=[0:44] [19:2]
  • SIGNAL_PATTERN=[CLOCK:6] [DATA:40]
ISERDESE1
  • CLK=[CLK:36] [CLK_INV:0]
  • CLKB=[CLKB_INV:36] [CLKB:0]
  • CLKDIV=[CLKDIV_INV:0] [CLKDIV:36]
  • OCLK=[OCLK:36] [OCLK_INV:0]
ISERDESE1_ISERDESE1
  • CLK=[CLK:36] [CLK_INV:0]
  • CLKB=[CLKB_INV:36] [CLKB:0]
  • CLKDIV=[CLKDIV_INV:0] [CLKDIV:36]
  • DATA_RATE=[DDR:36]
  • DATA_WIDTH=[4:36]
  • DDR_CLK_EDGE=[OPPOSITE_EDGE:36]
  • DYN_CLKDIV_INV_EN=[FALSE:36]
  • DYN_CLK_INV_EN=[FALSE:36]
  • DYN_OCLK_INV_EN=[FALSE:36]
  • D_EMU=[FALSE:36]
  • D_EMU_OPTION=[MATCH_DLY0:36]
  • INTERFACE_TYPE=[MEMORY_DDR3:36]
  • IOBDELAY=[IFD:36]
  • NUM_CE=[2:36]
  • OCLK=[OCLK:36] [OCLK_INV:0]
  • OFB_USED=[FALSE:36]
  • OVERSAMPLE=[FALSE:36]
  • RANK12_DLY=[FALSE:36]
  • RANK23_DLY=[FALSE:36]
  • SERDES=[TRUE:36]
  • SERDES_MODE=[MASTER:36]
  • SRTYPE=[SYNC:36]
  • TFB_USED=[FALSE:36]
LUT_OR_MEM5
  • CLK=[CLK:285] [CLK_INV:0]
  • LUT_OR_MEM=[LUT:3] [RAM:285]
  • RAMMODE=[SRL16:5] [DPRAM32:280]
LUT_OR_MEM6
  • CLK=[CLK:554] [CLK_INV:0]
  • LUT_OR_MEM=[LUT:67] [RAM:554]
  • RAMMODE=[SRL16:256] [SRL32:2] [DPRAM32:280] [DPRAM64:16]
MMCM_ADV
  • CLKINSEL=[CLKINSEL:2] [CLKINSEL_INV:0]
  • PSEN=[PSEN_INV:0] [PSEN:2]
  • PSINCDEC=[PSINCDEC_INV:1] [PSINCDEC:1]
  • PWRDWN=[PWRDWN_INV:0] [PWRDWN:2]
  • RST=[RST:2] [RST_INV:0]
MMCM_ADV_MMCM_ADV
  • BANDWIDTH=[OPTIMIZED:2]
  • CASC_LOCK_EN=[FALSE:2]
  • CLKBURST_ENABLE=[FALSE:2]
  • CLKBURST_REPEAT=[FALSE:2]
  • CLKFBIN_EDGE=[FALSE:2]
  • CLKFBIN_NOCOUNT=[TRUE:2]
  • CLKFBOUT_EDGE=[FALSE:2]
  • CLKFBOUT_EN=[TRUE:2]
  • CLKFBOUT_FRAC_EN=[FALSE:2]
  • CLKFBOUT_FRAC_WF=[FALSE:2]
  • CLKFBOUT_NOCOUNT=[TRUE:2]
  • CLKFBOUT_USE_FINE_PS=[FALSE:1] [TRUE:1]
  • CLKINSEL=[CLKINSEL:2] [CLKINSEL_INV:0]
  • CLKOUT0_EDGE=[FALSE:2]
  • CLKOUT0_EN=[FALSE:2]
  • CLKOUT0_FRAC_EN=[FALSE:2]
  • CLKOUT0_FRAC_WF=[FALSE:2]
  • CLKOUT0_NOCOUNT=[TRUE:2]
  • CLKOUT0_USE_FINE_PS=[TRUE:2]
  • CLKOUT1_EDGE=[FALSE:2]
  • CLKOUT1_EN=[FALSE:2]
  • CLKOUT1_NOCOUNT=[TRUE:2]
  • CLKOUT1_USE_FINE_PS=[FALSE:1] [TRUE:1]
  • CLKOUT2_EDGE=[FALSE:2]
  • CLKOUT2_EN=[FALSE:2]
  • CLKOUT2_NOCOUNT=[TRUE:2]
  • CLKOUT2_USE_FINE_PS=[FALSE:1] [TRUE:1]
  • CLKOUT3_EDGE=[FALSE:2]
  • CLKOUT3_EN=[FALSE:2]
  • CLKOUT3_NOCOUNT=[TRUE:2]
  • CLKOUT3_USE_FINE_PS=[FALSE:2]
  • CLKOUT4_CASCADE=[FALSE:2]
  • CLKOUT4_EDGE=[FALSE:2]
  • CLKOUT4_EN=[FALSE:2]
  • CLKOUT4_NOCOUNT=[TRUE:2]
  • CLKOUT4_USE_FINE_PS=[FALSE:2]
  • CLKOUT5_EDGE=[FALSE:2]
  • CLKOUT5_EN=[FALSE:2]
  • CLKOUT5_FRAC_WF=[FALSE:2]
  • CLKOUT5_NOCOUNT=[TRUE:2]
  • CLKOUT5_USE_FINE_PS=[FALSE:2]
  • CLKOUT6_EDGE=[FALSE:2]
  • CLKOUT6_EN=[FALSE:2]
  • CLKOUT6_FRAC_WF=[FALSE:2]
  • CLKOUT6_NOCOUNT=[TRUE:2]
  • CLKOUT6_USE_FINE_PS=[FALSE:2]
  • CLOCK_HOLD=[FALSE:2]
  • COMPENSATION=[INTERNAL:2]
  • DIRECT_PATH_CNTRL=[FALSE:2]
  • DIVCLK_EDGE=[FALSE:2]
  • DIVCLK_NOCOUNT=[TRUE:2]
  • EN_VCO_DIV1=[FALSE:2]
  • EN_VCO_DIV6=[FALSE:2]
  • GTS_WAIT=[FALSE:2]
  • HVLF_CNT_TEST_EN=[FALSE:2]
  • HVLF_STEP=[FALSE:2]
  • IN_DLY_EN=[TRUE:2]
  • MMCM_EN=[TRUE:2]
  • PERF0_USE_CLK=[FALSE:2]
  • PERF1_USE_CLK=[FALSE:2]
  • PERF2_USE_CLK=[FALSE:2]
  • PERF3_USE_CLK=[FALSE:2]
  • PSEN=[PSEN_INV:0] [PSEN:2]
  • PSINCDEC=[PSINCDEC_INV:1] [PSINCDEC:1]
  • PWRDWN=[PWRDWN_INV:0] [PWRDWN:2]
  • RST=[RST:2] [RST_INV:0]
  • SEL_SLIPD=[FALSE:2]
  • STARTUP_WAIT=[FALSE:2]
  • VLF_HIGH_DIS_B=[TRUE:2]
  • VLF_HIGH_PWDN_B=[TRUE:2]
OLOGICE1
  • CLK=[CLK:1] [CLK_INV:0]
  • D1=[D1:1] [D1_INV:0]
  • D2=[D2:1] [D2_INV:0]
OLOGICE1_OUTFF
  • CK=[CK:1] [CK_INV:0]
  • D1=[D1:1] [D1_INV:0]
  • D2=[D2:1] [D2_INV:0]
  • INIT_OQ=[0:1]
  • ODDR_CLK_EDGE=[SAME_EDGE:1]
  • OUTFFTYPE=[DDR:1]
  • SRTYPE_OQ=[ASYNC:1]
  • SRVAL_OQ=[0:1]
OSERDESE1
  • CLK=[CLK:74] [CLK_INV:0]
  • CLKDIV=[CLKDIV_INV:0] [CLKDIV:74]
  • CLKPERF=[CLKPERF_INV:1] [CLKPERF:73]
  • D1=[D1:74] [D1_INV:0]
  • D2=[D2:74] [D2_INV:0]
  • D3=[D3:74] [D3_INV:0]
  • D4=[D4:74] [D4_INV:0]
  • D5=[D5:1] [D5_INV:73]
  • D6=[D6:1] [D6_INV:73]
  • T1=[T1_INV:0] [T1:74]
  • T2=[T2:74] [T2_INV:0]
  • T3=[T3:74] [T3_INV:0]
  • T4=[T4:74] [T4_INV:0]
OSERDESE1_OSERDESE1
  • CLK=[CLK:74] [CLK_INV:0]
  • CLKDIV=[CLKDIV_INV:0] [CLKDIV:74]
  • CLKPERF=[CLKPERF_INV:1] [CLKPERF:73]
  • D1=[D1:74] [D1_INV:0]
  • D2=[D2:74] [D2_INV:0]
  • D3=[D3:74] [D3_INV:0]
  • D4=[D4:74] [D4_INV:0]
  • D5=[D5:1] [D5_INV:73]
  • D6=[D6:1] [D6_INV:73]
  • DATA_RATE_OQ=[DDR:74]
  • DATA_RATE_TQ=[BUF:1] [DDR:73]
  • DATA_WIDTH=[4:74]
  • DDR3_DATA=[0:74]
  • DDR_CLK_EDGE=[SAME_EDGE:74]
  • INTERFACE_TYPE=[MEMORY_DDR3:74]
  • ODELAY_USED=[0:74]
  • SELFHEAL=[FALSE:74]
  • SERDES=[TRUE:74]
  • SERDES_MODE=[MASTER:74]
  • SRTYPE=[SYNC:74]
  • T1=[T1_INV:0] [T1:74]
  • T2=[T2:74] [T2_INV:0]
  • T3=[T3:74] [T3_INV:0]
  • T4=[T4:74] [T4_INV:0]
  • TRISTATE_WIDTH=[1:1] [4:73]
  • WC_DELAY=[0:74]
RAMB36E1
  • CLKARDCLKL=[CLKARDCLKL:56] [CLKARDCLKL_INV:0]
  • CLKARDCLKU=[CLKARDCLKU:56] [CLKARDCLKU_INV:0]
  • CLKBWRCLKL=[CLKBWRCLKL_INV:1] [CLKBWRCLKL:55]
  • CLKBWRCLKU=[CLKBWRCLKU_INV:1] [CLKBWRCLKU:55]
  • ENARDENL=[ENARDENL_INV:0] [ENARDENL:56]
  • ENARDENU=[ENARDENU_INV:0] [ENARDENU:56]
  • ENBWRENL=[ENBWRENL:55] [ENBWRENL_INV:1]
  • ENBWRENU=[ENBWRENU:55] [ENBWRENU_INV:1]
  • REGCLKARDRCLKL=[REGCLKARDRCLKL_INV:56] [REGCLKARDRCLKL:0]
  • REGCLKARDRCLKU=[REGCLKARDRCLKU_INV:56] [REGCLKARDRCLKU:0]
  • REGCLKBL=[REGCLKBL_INV:0] [REGCLKBL:56]
  • REGCLKBU=[REGCLKBU_INV:0] [REGCLKBU:56]
  • RSTRAMARSTRAML=[RSTRAMARSTRAML_INV:0] [RSTRAMARSTRAML:56]
  • RSTRAMARSTRAMU=[RSTRAMARSTRAMU_INV:0] [RSTRAMARSTRAMU:56]
  • RSTRAMBL=[RSTRAMBL:55] [RSTRAMBL_INV:1]
  • RSTRAMBU=[RSTRAMBU:55] [RSTRAMBU_INV:1]
  • RSTREGARSTREGL=[RSTREGARSTREGL:16] [RSTREGARSTREGL_INV:40]
  • RSTREGARSTREGU=[RSTREGARSTREGU:16] [RSTREGARSTREGU_INV:40]
  • RSTREGBL=[RSTREGBL_INV:40] [RSTREGBL:16]
  • RSTREGBU=[RSTREGBU:16] [RSTREGBU_INV:40]
RAMB36E1_RAMB36E1
  • CLKARDCLKL=[CLKARDCLKL:56] [CLKARDCLKL_INV:0]
  • CLKARDCLKU=[CLKARDCLKU:56] [CLKARDCLKU_INV:0]
  • CLKBWRCLKL=[CLKBWRCLKL_INV:1] [CLKBWRCLKL:55]
  • CLKBWRCLKU=[CLKBWRCLKU_INV:1] [CLKBWRCLKU:55]
  • DOA_REG=[0:56]
  • DOB_REG=[0:56]
  • ENARDENL=[ENARDENL_INV:0] [ENARDENL:56]
  • ENARDENU=[ENARDENU_INV:0] [ENARDENU:56]
  • ENBWRENL=[ENBWRENL:55] [ENBWRENL_INV:1]
  • ENBWRENU=[ENBWRENU:55] [ENBWRENU_INV:1]
  • EN_ECC_READ=[FALSE:56]
  • EN_ECC_WRITE=[FALSE:56]
  • RAM_EXTENSION_A=[NONE:56]
  • RAM_EXTENSION_B=[NONE:56]
  • RAM_MODE=[TDP:56]
  • READ_WIDTH_A=[2:32] [4:8] [9:6] [18:1] [36:9]
  • READ_WIDTH_B=[0:1] [2:32] [4:8] [9:10] [18:1] [36:4]
  • REGCLKARDRCLKL=[REGCLKARDRCLKL_INV:56] [REGCLKARDRCLKL:0]
  • REGCLKARDRCLKU=[REGCLKARDRCLKU_INV:56] [REGCLKARDRCLKU:0]
  • REGCLKBL=[REGCLKBL_INV:0] [REGCLKBL:56]
  • REGCLKBU=[REGCLKBU_INV:0] [REGCLKBU:56]
  • RSTRAMARSTRAML=[RSTRAMARSTRAML_INV:0] [RSTRAMARSTRAML:56]
  • RSTRAMARSTRAMU=[RSTRAMARSTRAMU_INV:0] [RSTRAMARSTRAMU:56]
  • RSTRAMBL=[RSTRAMBL:55] [RSTRAMBL_INV:1]
  • RSTRAMBU=[RSTRAMBU:55] [RSTRAMBU_INV:1]
  • RSTREGARSTREGL=[RSTREGARSTREGL:16] [RSTREGARSTREGL_INV:40]
  • RSTREGARSTREGU=[RSTREGARSTREGU:16] [RSTREGARSTREGU_INV:40]
  • RSTREGBL=[RSTREGBL_INV:40] [RSTREGBL:16]
  • RSTREGBU=[RSTREGBU:16] [RSTREGBU_INV:40]
  • RSTREG_PRIORITY_A=[REGCE:40] [RSTREG:16]
  • RSTREG_PRIORITY_B=[REGCE:40] [RSTREG:16]
  • SAVEDATA=[FALSE:56]
  • WRITE_MODE_A=[WRITE_FIRST:17] [READ_FIRST:39]
  • WRITE_MODE_B=[WRITE_FIRST:17] [READ_FIRST:39]
  • WRITE_WIDTH_A=[2:32] [4:8] [9:6] [18:1] [36:9]
  • WRITE_WIDTH_B=[0:1] [2:32] [4:8] [9:10] [18:1] [36:4]
REG_INIT
  • CK=[CK:4137] [CK_INV:8]
  • FFINIT=[INIT0:4025] [INIT1:120]
  • FFSR=[SRLOW:4020] [SRHIGH:124]
  • LATCH_OR_FF=[FF:4143] [LATCH:1] [AND2L:1]
  • SYNC_ATTR=[ASYNC:2137] [SYNC:2008]
SELMUX2_1
  • 0=[0:314] [0_INV:0]
SLICEL
  • CLK=[CLK:1580] [CLK_INV:5]
SLICEM
  • CLK=[CLK:198] [CLK_INV:0]
 
Pin Data
BSCAN
  • CAPTURE=1
  • DRCK=1
  • SEL=1
  • SHIFT=1
  • TDI=1
  • TDO=1
  • UPDATE=1
BSCAN_BSCAN
  • CAPTURE=1
  • DRCK=1
  • SEL=1
  • SHIFT=1
  • TDI=1
  • TDO=1
  • UPDATE=1
BUFG
  • I0=4
  • O=4
BUFG_BUFG
  • I0=4
  • O=4
BUFIODQS
  • DQSMASK=4
  • I=4
  • O=4
BUFIODQS_BUFIODQS
  • DQSMASK=4
  • I=4
  • O=4
BUFR
  • CE=2
  • CLR=2
  • I=2
  • O=2
BUFR_BUFR
  • CE=2
  • CLR=2
  • I=2
  • O=2
CARRY4
  • CIN=89
  • CO0=5
  • CO1=5
  • CO2=6
  • CO3=95
  • CYINIT=39
  • DI0=120
  • DI1=117
  • DI2=110
  • DI3=92
  • O0=96
  • O1=95
  • O2=92
  • O3=89
  • S0=128
  • S1=123
  • S2=119
  • S3=111
DSP48E1
  • A0=3
  • A1=3
  • A10=3
  • A11=3
  • A12=3
  • A13=3
  • A14=3
  • A15=3
  • A16=3
  • A17=3
  • A18=3
  • A19=3
  • A2=3
  • A20=3
  • A21=3
  • A22=3
  • A23=3
  • A24=3
  • A25=3
  • A26=3
  • A27=3
  • A28=3
  • A29=3
  • A3=3
  • A4=3
  • A5=3
  • A6=3
  • A7=3
  • A8=3
  • A9=3
  • ALUMODE0=3
  • ALUMODE1=3
  • ALUMODE2=3
  • ALUMODE3=3
  • B0=3
  • B1=3
  • B10=3
  • B11=3
  • B12=3
  • B13=3
  • B14=3
  • B15=3
  • B16=3
  • B17=3
  • B2=3
  • B3=3
  • B4=3
  • B5=3
  • B6=3
  • B7=3
  • B8=3
  • B9=3
  • C0=3
  • C1=3
  • C10=3
  • C11=3
  • C12=3
  • C13=3
  • C14=3
  • C15=3
  • C16=3
  • C17=3
  • C18=3
  • C19=3
  • C2=3
  • C20=3
  • C21=3
  • C22=3
  • C23=3
  • C24=3
  • C25=3
  • C26=3
  • C27=3
  • C28=3
  • C29=3
  • C3=3
  • C30=3
  • C31=3
  • C32=3
  • C33=3
  • C34=3
  • C35=3
  • C36=3
  • C37=3
  • C38=3
  • C39=3
  • C4=3
  • C40=3
  • C41=3
  • C42=3
  • C43=3
  • C44=3
  • C45=3
  • C46=3
  • C47=3
  • C5=3
  • C6=3
  • C7=3
  • C8=3
  • C9=3
  • CARRYIN=3
  • CARRYINSEL0=3
  • CARRYINSEL1=3
  • CARRYINSEL2=3
  • CEA1=3
  • CEA2=3
  • CEAD=3
  • CEALUMODE=3
  • CEB1=3
  • CEB2=3
  • CEC=3
  • CECARRYIN=3
  • CECTRL=3
  • CED=3
  • CEINMODE=3
  • CEM=3
  • CEP=3
  • CLK=3
  • D0=3
  • D1=3
  • D10=3
  • D11=3
  • D12=3
  • D13=3
  • D14=3
  • D15=3
  • D16=3
  • D17=3
  • D18=3
  • D19=3
  • D2=3
  • D20=3
  • D21=3
  • D22=3
  • D23=3
  • D24=3
  • D3=3
  • D4=3
  • D5=3
  • D6=3
  • D7=3
  • D8=3
  • D9=3
  • INMODE0=3
  • INMODE1=3
  • INMODE2=3
  • INMODE3=3
  • INMODE4=3
  • OPMODE0=3
  • OPMODE1=3
  • OPMODE2=3
  • OPMODE3=3
  • OPMODE4=3
  • OPMODE5=3
  • OPMODE6=3
  • P0=2
  • P1=2
  • P10=2
  • P11=2
  • P12=2
  • P13=2
  • P14=2
  • P15=1
  • P16=1
  • P2=2
  • P3=2
  • P4=2
  • P5=2
  • P6=2
  • P7=2
  • P8=2
  • P9=2
  • PCIN0=2
  • PCIN1=2
  • PCIN10=2
  • PCIN11=2
  • PCIN12=2
  • PCIN13=2
  • PCIN14=2
  • PCIN15=2
  • PCIN16=2
  • PCIN17=2
  • PCIN18=2
  • PCIN19=2
  • PCIN2=2
  • PCIN20=2
  • PCIN21=2
  • PCIN22=2
  • PCIN23=2
  • PCIN24=2
  • PCIN25=2
  • PCIN26=2
  • PCIN27=2
  • PCIN28=2
  • PCIN29=2
  • PCIN3=2
  • PCIN30=2
  • PCIN31=2
  • PCIN32=2
  • PCIN33=2
  • PCIN34=2
  • PCIN35=2
  • PCIN36=2
  • PCIN37=2
  • PCIN38=2
  • PCIN39=2
  • PCIN4=2
  • PCIN40=2
  • PCIN41=2
  • PCIN42=2
  • PCIN43=2
  • PCIN44=2
  • PCIN45=2
  • PCIN46=2
  • PCIN47=2
  • PCIN5=2
  • PCIN6=2
  • PCIN7=2
  • PCIN8=2
  • PCIN9=2
  • PCOUT0=2
  • PCOUT1=2
  • PCOUT10=2
  • PCOUT11=2
  • PCOUT12=2
  • PCOUT13=2
  • PCOUT14=2
  • PCOUT15=2
  • PCOUT16=2
  • PCOUT17=2
  • PCOUT18=2
  • PCOUT19=2
  • PCOUT2=2
  • PCOUT20=2
  • PCOUT21=2
  • PCOUT22=2
  • PCOUT23=2
  • PCOUT24=2
  • PCOUT25=2
  • PCOUT26=2
  • PCOUT27=2
  • PCOUT28=2
  • PCOUT29=2
  • PCOUT3=2
  • PCOUT30=2
  • PCOUT31=2
  • PCOUT32=2
  • PCOUT33=2
  • PCOUT34=2
  • PCOUT35=2
  • PCOUT36=2
  • PCOUT37=2
  • PCOUT38=2
  • PCOUT39=2
  • PCOUT4=2
  • PCOUT40=2
  • PCOUT41=2
  • PCOUT42=2
  • PCOUT43=2
  • PCOUT44=2
  • PCOUT45=2
  • PCOUT46=2
  • PCOUT47=2
  • PCOUT5=2
  • PCOUT6=2
  • PCOUT7=2
  • PCOUT8=2
  • PCOUT9=2
  • RSTA=3
  • RSTALLCARRYIN=3
  • RSTALUMODE=3
  • RSTB=3
  • RSTC=3
  • RSTCTRL=3
  • RSTD=3
  • RSTINMODE=3
  • RSTM=3
  • RSTP=3
DSP48E1_DSP48E1
  • A0=3
  • A1=3
  • A10=3
  • A11=3
  • A12=3
  • A13=3
  • A14=3
  • A15=3
  • A16=3
  • A17=3
  • A18=3
  • A19=3
  • A2=3
  • A20=3
  • A21=3
  • A22=3
  • A23=3
  • A24=3
  • A25=3
  • A26=3
  • A27=3
  • A28=3
  • A29=3
  • A3=3
  • A4=3
  • A5=3
  • A6=3
  • A7=3
  • A8=3
  • A9=3
  • ALUMODE0=3
  • ALUMODE1=3
  • ALUMODE2=3
  • ALUMODE3=3
  • B0=3
  • B1=3
  • B10=3
  • B11=3
  • B12=3
  • B13=3
  • B14=3
  • B15=3
  • B16=3
  • B17=3
  • B2=3
  • B3=3
  • B4=3
  • B5=3
  • B6=3
  • B7=3
  • B8=3
  • B9=3
  • C0=3
  • C1=3
  • C10=3
  • C11=3
  • C12=3
  • C13=3
  • C14=3
  • C15=3
  • C16=3
  • C17=3
  • C18=3
  • C19=3
  • C2=3
  • C20=3
  • C21=3
  • C22=3
  • C23=3
  • C24=3
  • C25=3
  • C26=3
  • C27=3
  • C28=3
  • C29=3
  • C3=3
  • C30=3
  • C31=3
  • C32=3
  • C33=3
  • C34=3
  • C35=3
  • C36=3
  • C37=3
  • C38=3
  • C39=3
  • C4=3
  • C40=3
  • C41=3
  • C42=3
  • C43=3
  • C44=3
  • C45=3
  • C46=3
  • C47=3
  • C5=3
  • C6=3
  • C7=3
  • C8=3
  • C9=3
  • CARRYIN=3
  • CARRYINSEL0=3
  • CARRYINSEL1=3
  • CARRYINSEL2=3
  • CEA1=3
  • CEA2=3
  • CEAD=3
  • CEALUMODE=3
  • CEB1=3
  • CEB2=3
  • CEC=3
  • CECARRYIN=3
  • CECTRL=3
  • CED=3
  • CEINMODE=3
  • CEM=3
  • CEP=3
  • CLK=3
  • D0=3
  • D1=3
  • D10=3
  • D11=3
  • D12=3
  • D13=3
  • D14=3
  • D15=3
  • D16=3
  • D17=3
  • D18=3
  • D19=3
  • D2=3
  • D20=3
  • D21=3
  • D22=3
  • D23=3
  • D24=3
  • D3=3
  • D4=3
  • D5=3
  • D6=3
  • D7=3
  • D8=3
  • D9=3
  • INMODE0=3
  • INMODE1=3
  • INMODE2=3
  • INMODE3=3
  • INMODE4=3
  • OPMODE0=3
  • OPMODE1=3
  • OPMODE2=3
  • OPMODE3=3
  • OPMODE4=3
  • OPMODE5=3
  • OPMODE6=3
  • P0=2
  • P1=2
  • P10=2
  • P11=2
  • P12=2
  • P13=2
  • P14=2
  • P15=1
  • P16=1
  • P2=2
  • P3=2
  • P4=2
  • P5=2
  • P6=2
  • P7=2
  • P8=2
  • P9=2
  • PCIN0=2
  • PCIN1=2
  • PCIN10=2
  • PCIN11=2
  • PCIN12=2
  • PCIN13=2
  • PCIN14=2
  • PCIN15=2
  • PCIN16=2
  • PCIN17=2
  • PCIN18=2
  • PCIN19=2
  • PCIN2=2
  • PCIN20=2
  • PCIN21=2
  • PCIN22=2
  • PCIN23=2
  • PCIN24=2
  • PCIN25=2
  • PCIN26=2
  • PCIN27=2
  • PCIN28=2
  • PCIN29=2
  • PCIN3=2
  • PCIN30=2
  • PCIN31=2
  • PCIN32=2
  • PCIN33=2
  • PCIN34=2
  • PCIN35=2
  • PCIN36=2
  • PCIN37=2
  • PCIN38=2
  • PCIN39=2
  • PCIN4=2
  • PCIN40=2
  • PCIN41=2
  • PCIN42=2
  • PCIN43=2
  • PCIN44=2
  • PCIN45=2
  • PCIN46=2
  • PCIN47=2
  • PCIN5=2
  • PCIN6=2
  • PCIN7=2
  • PCIN8=2
  • PCIN9=2
  • PCOUT0=2
  • PCOUT1=2
  • PCOUT10=2
  • PCOUT11=2
  • PCOUT12=2
  • PCOUT13=2
  • PCOUT14=2
  • PCOUT15=2
  • PCOUT16=2
  • PCOUT17=2
  • PCOUT18=2
  • PCOUT19=2
  • PCOUT2=2
  • PCOUT20=2
  • PCOUT21=2
  • PCOUT22=2
  • PCOUT23=2
  • PCOUT24=2
  • PCOUT25=2
  • PCOUT26=2
  • PCOUT27=2
  • PCOUT28=2
  • PCOUT29=2
  • PCOUT3=2
  • PCOUT30=2
  • PCOUT31=2
  • PCOUT32=2
  • PCOUT33=2
  • PCOUT34=2
  • PCOUT35=2
  • PCOUT36=2
  • PCOUT37=2
  • PCOUT38=2
  • PCOUT39=2
  • PCOUT4=2
  • PCOUT40=2
  • PCOUT41=2
  • PCOUT42=2
  • PCOUT43=2
  • PCOUT44=2
  • PCOUT45=2
  • PCOUT46=2
  • PCOUT47=2
  • PCOUT5=2
  • PCOUT6=2
  • PCOUT7=2
  • PCOUT8=2
  • PCOUT9=2
  • RSTA=3
  • RSTALLCARRYIN=3
  • RSTALUMODE=3
  • RSTB=3
  • RSTC=3
  • RSTCTRL=3
  • RSTD=3
  • RSTINMODE=3
  • RSTM=3
  • RSTP=3
FF_INIT
  • CE=468
  • CK=1389
  • D=1389
  • Q=1389
  • SR=564
HARD0
  • 0=25
HARD1
  • 1=9
IDELAYCTRL
  • RDY=2
  • REFCLK=2
  • RST=2
IDELAYCTRL_IDELAYCTRL
  • RDY=2
  • REFCLK=2
  • RST=2
INVERTER
  • IN=5
  • OUT=5
IOB
  • DIFFI_IN=1
  • I=47
  • O=72
  • PAD=75
  • PADOUT=1
  • T=45
IOBM
  • DIFFI_IN=5
  • I=5
  • O=5
  • O_OUT=5
  • PAD=5
  • PADOUT=1
  • T=5
IOBM_INBUF
  • DIFFI_IN=5
  • OUT=5
  • PAD=5
IOBM_OUTBUF
  • IN=5
  • OUT=5
  • TRI=5
IOBM_O_OUTUSED
  • 0=5
  • OUT=5
IOBS
  • DIFFI_IN=1
  • I=1
  • O_IN=5
  • PAD=5
  • PADOUT=5
  • T=5
IOBS_INBUF
  • DIFFI_IN=1
  • OUT=1
  • PAD=1
IOBS_OUTBUF
  • IN=5
  • OUT=5
  • TRI=5
IOB_INBUF
  • DIFFI_IN=1
  • OUT=47
  • PAD=47
IOB_OUTBUF
  • IN=72
  • OUT=72
  • TRI=45
IODELAYE1
  • C=46
  • CE=46
  • CINVCTRL=46
  • CNTVALUEIN0=40
  • CNTVALUEIN1=40
  • CNTVALUEIN2=40
  • CNTVALUEIN3=40
  • CNTVALUEIN4=40
  • DATAIN=46
  • DATAOUT=46
  • IDATAIN=36
  • INC=46
  • ODATAIN=46
  • RST=46
  • T=36
IODELAYE1_IODELAYE1
  • C=46
  • CE=46
  • CINVCTRL=46
  • CNTVALUEIN0=40
  • CNTVALUEIN1=40
  • CNTVALUEIN2=40
  • CNTVALUEIN3=40
  • CNTVALUEIN4=40
  • DATAIN=46
  • DATAOUT=46
  • IDATAIN=36
  • INC=46
  • ODATAIN=46
  • RST=46
  • T=36
ISERDESE1
  • BITSLIP=36
  • CE1=36
  • CE2=36
  • CLK=36
  • CLKB=36
  • CLKDIV=36
  • DDLY=36
  • DYNCLKDIVSEL=36
  • DYNCLKSEL=36
  • OCLK=36
  • Q1=32
  • Q2=36
  • Q3=36
  • Q4=36
  • Q5=36
  • Q6=36
  • RST=36
ISERDESE1_ISERDESE1
  • BITSLIP=36
  • CE1=36
  • CE2=36
  • CLK=36
  • CLKB=36
  • CLKDIV=36
  • DDLY=36
  • DYNCLKDIVSEL=36
  • DYNCLKSEL=36
  • OCLK=36
  • Q1=32
  • Q2=36
  • Q3=36
  • Q4=36
  • Q5=36
  • Q6=36
  • RST=36
LUT5
  • A1=103
  • A2=209
  • A3=216
  • A4=244
  • A5=1077
  • O5=1576
LUT6
  • A1=1565
  • A2=2210
  • A3=2721
  • A4=3722
  • A5=3775
  • A6=4073
  • O6=4185
LUT_OR_MEM5
  • A1=285
  • A2=286
  • A3=286
  • A4=288
  • A5=286
  • CLK=285
  • DI1=285
  • O5=169
  • WA1=280
  • WA2=280
  • WA3=280
  • WA4=280
  • WA5=280
  • WE=285
LUT_OR_MEM6
  • A1=574
  • A2=596
  • A3=599
  • A4=615
  • A5=619
  • A6=621
  • CLK=554
  • DI1=18
  • DI2=536
  • MC31=7
  • O6=494
  • WA1=296
  • WA2=296
  • WA3=296
  • WA4=296
  • WA5=296
  • WA6=296
  • WE=554
MMCM_ADV
  • CLKFBIN=2
  • CLKFBOUT=2
  • CLKIN1=2
  • CLKIN2=2
  • CLKINSEL=2
  • CLKOUT0=2
  • CLKOUT1=1
  • CLKOUT2=1
  • CLKOUT3=1
  • DADDR0=2
  • DADDR1=2
  • DADDR2=2
  • DADDR3=2
  • DADDR4=2
  • DADDR5=2
  • DADDR6=2
  • DCLK=2
  • DEN=2
  • DI0=2
  • DI1=2
  • DI10=2
  • DI11=2
  • DI12=2
  • DI13=2
  • DI14=2
  • DI15=2
  • DI2=2
  • DI3=2
  • DI4=2
  • DI5=2
  • DI6=2
  • DI7=2
  • DI8=2
  • DI9=2
  • DWE=2
  • LOCKED=2
  • PSCLK=2
  • PSDONE=1
  • PSEN=2
  • PSINCDEC=2
  • PWRDWN=2
  • RST=2
MMCM_ADV_MMCM_ADV
  • CLKFBIN=2
  • CLKFBOUT=2
  • CLKIN1=2
  • CLKIN2=2
  • CLKINSEL=2
  • CLKOUT0=2
  • CLKOUT1=1
  • CLKOUT2=1
  • CLKOUT3=1
  • DADDR0=2
  • DADDR1=2
  • DADDR2=2
  • DADDR3=2
  • DADDR4=2
  • DADDR5=2
  • DADDR6=2
  • DCLK=2
  • DEN=2
  • DI0=2
  • DI1=2
  • DI10=2
  • DI11=2
  • DI12=2
  • DI13=2
  • DI14=2
  • DI15=2
  • DI2=2
  • DI3=2
  • DI4=2
  • DI5=2
  • DI6=2
  • DI7=2
  • DI8=2
  • DI9=2
  • DWE=2
  • LOCKED=2
  • PSCLK=2
  • PSDONE=1
  • PSEN=2
  • PSINCDEC=2
  • PWRDWN=2
  • RST=2
NULLMUX
  • 0=7
  • OUT=7
OLOGICE1
  • CLK=1
  • D1=1
  • D2=1
  • OCE=1
  • OQ=1
  • SR=1
OLOGICE1_OUTFF
  • CE=1
  • CK=1
  • D1=1
  • D2=1
  • Q=1
  • SR=1
OSERDESE1
  • CLK=74
  • CLKDIV=74
  • CLKPERF=74
  • D1=74
  • D2=74
  • D3=74
  • D4=74
  • D5=74
  • D6=74
  • OCBEXTEND=7
  • OCE=74
  • ODV=74
  • OFB=6
  • OQ=63
  • RST=74
  • T1=74
  • T2=74
  • T3=74
  • T4=74
  • TCE=74
  • TFB=36
  • TQ=40
  • WC=74
OSERDESE1_OSERDESE1
  • CLK=74
  • CLKDIV=74
  • CLKPERF=74
  • D1=74
  • D2=74
  • D3=74
  • D4=74
  • D5=74
  • D6=74
  • OCBEXTEND=7
  • OCE=74
  • ODV=74
  • OFB=6
  • OQ=63
  • RST=74
  • T1=74
  • T2=74
  • T3=74
  • T4=74
  • TCE=74
  • TFB=36
  • TQ=40
  • WC=74
PAD
  • PAD=85
RAMB36E1
  • ADDRARDADDRL0=56
  • ADDRARDADDRL1=56
  • ADDRARDADDRL10=56
  • ADDRARDADDRL11=56
  • ADDRARDADDRL12=56
  • ADDRARDADDRL13=56
  • ADDRARDADDRL14=56
  • ADDRARDADDRL15=56
  • ADDRARDADDRL2=56
  • ADDRARDADDRL3=56
  • ADDRARDADDRL4=56
  • ADDRARDADDRL5=56
  • ADDRARDADDRL6=56
  • ADDRARDADDRL7=56
  • ADDRARDADDRL8=56
  • ADDRARDADDRL9=56
  • ADDRARDADDRU0=56
  • ADDRARDADDRU1=56
  • ADDRARDADDRU10=56
  • ADDRARDADDRU11=56
  • ADDRARDADDRU12=56
  • ADDRARDADDRU13=56
  • ADDRARDADDRU14=56
  • ADDRARDADDRU2=56
  • ADDRARDADDRU3=56
  • ADDRARDADDRU4=56
  • ADDRARDADDRU5=56
  • ADDRARDADDRU6=56
  • ADDRARDADDRU7=56
  • ADDRARDADDRU8=56
  • ADDRARDADDRU9=56
  • ADDRBWRADDRL0=56
  • ADDRBWRADDRL1=56
  • ADDRBWRADDRL10=56
  • ADDRBWRADDRL11=56
  • ADDRBWRADDRL12=56
  • ADDRBWRADDRL13=56
  • ADDRBWRADDRL14=56
  • ADDRBWRADDRL15=56
  • ADDRBWRADDRL2=56
  • ADDRBWRADDRL3=56
  • ADDRBWRADDRL4=56
  • ADDRBWRADDRL5=56
  • ADDRBWRADDRL6=56
  • ADDRBWRADDRL7=56
  • ADDRBWRADDRL8=56
  • ADDRBWRADDRL9=56
  • ADDRBWRADDRU0=56
  • ADDRBWRADDRU1=56
  • ADDRBWRADDRU10=56
  • ADDRBWRADDRU11=56
  • ADDRBWRADDRU12=56
  • ADDRBWRADDRU13=56
  • ADDRBWRADDRU14=56
  • ADDRBWRADDRU2=56
  • ADDRBWRADDRU3=56
  • ADDRBWRADDRU4=56
  • ADDRBWRADDRU5=56
  • ADDRBWRADDRU6=56
  • ADDRBWRADDRU7=56
  • ADDRBWRADDRU8=56
  • ADDRBWRADDRU9=56
  • CLKARDCLKL=56
  • CLKARDCLKU=56
  • CLKBWRCLKL=56
  • CLKBWRCLKU=56
  • DIADI0=56
  • DIADI1=56
  • DIADI10=56
  • DIADI11=56
  • DIADI12=56
  • DIADI13=56
  • DIADI14=56
  • DIADI15=56
  • DIADI16=56
  • DIADI17=56
  • DIADI18=56
  • DIADI19=56
  • DIADI2=56
  • DIADI20=56
  • DIADI21=56
  • DIADI22=56
  • DIADI23=56
  • DIADI24=56
  • DIADI25=56
  • DIADI26=56
  • DIADI27=56
  • DIADI28=56
  • DIADI29=56
  • DIADI3=56
  • DIADI30=56
  • DIADI31=56
  • DIADI4=56
  • DIADI5=56
  • DIADI6=56
  • DIADI7=56
  • DIADI8=56
  • DIADI9=56
  • DIBDI0=55
  • DIBDI1=55
  • DIBDI10=55
  • DIBDI11=55
  • DIBDI12=55
  • DIBDI13=55
  • DIBDI14=55
  • DIBDI15=55
  • DIBDI16=55
  • DIBDI17=55
  • DIBDI18=55
  • DIBDI19=55
  • DIBDI2=55
  • DIBDI20=55
  • DIBDI21=55
  • DIBDI22=55
  • DIBDI23=55
  • DIBDI24=55
  • DIBDI25=55
  • DIBDI26=55
  • DIBDI27=55
  • DIBDI28=55
  • DIBDI29=55
  • DIBDI3=55
  • DIBDI30=55
  • DIBDI31=55
  • DIBDI4=55
  • DIBDI5=55
  • DIBDI6=55
  • DIBDI7=55
  • DIBDI8=55
  • DIBDI9=55
  • DIPADIP0=56
  • DIPADIP1=56
  • DIPADIP2=56
  • DIPADIP3=56
  • DIPBDIP0=55
  • DIPBDIP1=55
  • DIPBDIP2=55
  • DIPBDIP3=55
  • DOADO0=44
  • DOADO1=44
  • DOADO10=1
  • DOADO11=1
  • DOADO12=2
  • DOADO13=2
  • DOADO14=2
  • DOADO15=2
  • DOADO18=1
  • DOADO19=1
  • DOADO2=12
  • DOADO20=1
  • DOADO21=1
  • DOADO22=1
  • DOADO23=1
  • DOADO3=12
  • DOADO4=4
  • DOADO5=3
  • DOADO6=3
  • DOADO7=3
  • DOADO8=2
  • DOADO9=1
  • DOBDO0=28
  • DOBDO1=28
  • DOBDO10=4
  • DOBDO11=4
  • DOBDO12=4
  • DOBDO13=4
  • DOBDO14=4
  • DOBDO15=4
  • DOBDO16=4
  • DOBDO17=4
  • DOBDO18=4
  • DOBDO19=4
  • DOBDO2=12
  • DOBDO20=4
  • DOBDO21=4
  • DOBDO22=4
  • DOBDO23=4
  • DOBDO24=4
  • DOBDO25=4
  • DOBDO26=4
  • DOBDO27=4
  • DOBDO28=4
  • DOBDO29=4
  • DOBDO3=12
  • DOBDO30=4
  • DOBDO31=4
  • DOBDO4=12
  • DOBDO5=12
  • DOBDO6=12
  • DOBDO7=12
  • DOBDO8=4
  • DOBDO9=4
  • DOPADOP0=2
  • DOPADOP1=1
  • DOPBDOP0=4
  • DOPBDOP1=4
  • DOPBDOP2=4
  • DOPBDOP3=4
  • ENARDENL=56
  • ENARDENU=56
  • ENBWRENL=56
  • ENBWRENU=56
  • INJECTDBITERR=16
  • INJECTSBITERR=16
  • REGCEAREGCEL=56
  • REGCEAREGCEU=56
  • REGCEBL=56
  • REGCEBU=56
  • REGCLKARDRCLKL=56
  • REGCLKARDRCLKU=56
  • REGCLKBL=56
  • REGCLKBU=56
  • RSTRAMARSTRAML=56
  • RSTRAMARSTRAMU=56
  • RSTRAMBL=56
  • RSTRAMBU=56
  • RSTREGARSTREGL=56
  • RSTREGARSTREGU=56
  • RSTREGBL=56
  • RSTREGBU=56
  • WEAL0=56
  • WEAL1=56
  • WEAL2=56
  • WEAL3=56
  • WEAU0=56
  • WEAU1=56
  • WEAU2=56
  • WEAU3=56
  • WEBWEL0=56
  • WEBWEL1=56
  • WEBWEL2=56
  • WEBWEL3=56
  • WEBWEL4=56
  • WEBWEL5=56
  • WEBWEL6=56
  • WEBWEL7=56
  • WEBWEU0=56
  • WEBWEU1=56
  • WEBWEU2=56
  • WEBWEU3=56
  • WEBWEU4=56
  • WEBWEU5=56
  • WEBWEU6=56
  • WEBWEU7=56
RAMB36E1_RAMB36E1
  • ADDRARDADDRL0=56
  • ADDRARDADDRL1=56
  • ADDRARDADDRL10=56
  • ADDRARDADDRL11=56
  • ADDRARDADDRL12=56
  • ADDRARDADDRL13=56
  • ADDRARDADDRL14=56
  • ADDRARDADDRL15=56
  • ADDRARDADDRL2=56
  • ADDRARDADDRL3=56
  • ADDRARDADDRL4=56
  • ADDRARDADDRL5=56
  • ADDRARDADDRL6=56
  • ADDRARDADDRL7=56
  • ADDRARDADDRL8=56
  • ADDRARDADDRL9=56
  • ADDRARDADDRU0=56
  • ADDRARDADDRU1=56
  • ADDRARDADDRU10=56
  • ADDRARDADDRU11=56
  • ADDRARDADDRU12=56
  • ADDRARDADDRU13=56
  • ADDRARDADDRU14=56
  • ADDRARDADDRU2=56
  • ADDRARDADDRU3=56
  • ADDRARDADDRU4=56
  • ADDRARDADDRU5=56
  • ADDRARDADDRU6=56
  • ADDRARDADDRU7=56
  • ADDRARDADDRU8=56
  • ADDRARDADDRU9=56
  • ADDRBWRADDRL0=56
  • ADDRBWRADDRL1=56
  • ADDRBWRADDRL10=56
  • ADDRBWRADDRL11=56
  • ADDRBWRADDRL12=56
  • ADDRBWRADDRL13=56
  • ADDRBWRADDRL14=56
  • ADDRBWRADDRL15=56
  • ADDRBWRADDRL2=56
  • ADDRBWRADDRL3=56
  • ADDRBWRADDRL4=56
  • ADDRBWRADDRL5=56
  • ADDRBWRADDRL6=56
  • ADDRBWRADDRL7=56
  • ADDRBWRADDRL8=56
  • ADDRBWRADDRL9=56
  • ADDRBWRADDRU0=56
  • ADDRBWRADDRU1=56
  • ADDRBWRADDRU10=56
  • ADDRBWRADDRU11=56
  • ADDRBWRADDRU12=56
  • ADDRBWRADDRU13=56
  • ADDRBWRADDRU14=56
  • ADDRBWRADDRU2=56
  • ADDRBWRADDRU3=56
  • ADDRBWRADDRU4=56
  • ADDRBWRADDRU5=56
  • ADDRBWRADDRU6=56
  • ADDRBWRADDRU7=56
  • ADDRBWRADDRU8=56
  • ADDRBWRADDRU9=56
  • CLKARDCLKL=56
  • CLKARDCLKU=56
  • CLKBWRCLKL=56
  • CLKBWRCLKU=56
  • DIADI0=56
  • DIADI1=56
  • DIADI10=56
  • DIADI11=56
  • DIADI12=56
  • DIADI13=56
  • DIADI14=56
  • DIADI15=56
  • DIADI16=56
  • DIADI17=56
  • DIADI18=56
  • DIADI19=56
  • DIADI2=56
  • DIADI20=56
  • DIADI21=56
  • DIADI22=56
  • DIADI23=56
  • DIADI24=56
  • DIADI25=56
  • DIADI26=56
  • DIADI27=56
  • DIADI28=56
  • DIADI29=56
  • DIADI3=56
  • DIADI30=56
  • DIADI31=56
  • DIADI4=56
  • DIADI5=56
  • DIADI6=56
  • DIADI7=56
  • DIADI8=56
  • DIADI9=56
  • DIBDI0=55
  • DIBDI1=55
  • DIBDI10=55
  • DIBDI11=55
  • DIBDI12=55
  • DIBDI13=55
  • DIBDI14=55
  • DIBDI15=55
  • DIBDI16=55
  • DIBDI17=55
  • DIBDI18=55
  • DIBDI19=55
  • DIBDI2=55
  • DIBDI20=55
  • DIBDI21=55
  • DIBDI22=55
  • DIBDI23=55
  • DIBDI24=55
  • DIBDI25=55
  • DIBDI26=55
  • DIBDI27=55
  • DIBDI28=55
  • DIBDI29=55
  • DIBDI3=55
  • DIBDI30=55
  • DIBDI31=55
  • DIBDI4=55
  • DIBDI5=55
  • DIBDI6=55
  • DIBDI7=55
  • DIBDI8=55
  • DIBDI9=55
  • DIPADIP0=56
  • DIPADIP1=56
  • DIPADIP2=56
  • DIPADIP3=56
  • DIPBDIP0=55
  • DIPBDIP1=55
  • DIPBDIP2=55
  • DIPBDIP3=55
  • DOADO0=44
  • DOADO1=44
  • DOADO10=1
  • DOADO11=1
  • DOADO12=2
  • DOADO13=2
  • DOADO14=2
  • DOADO15=2
  • DOADO18=1
  • DOADO19=1
  • DOADO2=12
  • DOADO20=1
  • DOADO21=1
  • DOADO22=1
  • DOADO23=1
  • DOADO3=12
  • DOADO4=4
  • DOADO5=3
  • DOADO6=3
  • DOADO7=3
  • DOADO8=2
  • DOADO9=1
  • DOBDO0=28
  • DOBDO1=28
  • DOBDO10=4
  • DOBDO11=4
  • DOBDO12=4
  • DOBDO13=4
  • DOBDO14=4
  • DOBDO15=4
  • DOBDO16=4
  • DOBDO17=4
  • DOBDO18=4
  • DOBDO19=4
  • DOBDO2=12
  • DOBDO20=4
  • DOBDO21=4
  • DOBDO22=4
  • DOBDO23=4
  • DOBDO24=4
  • DOBDO25=4
  • DOBDO26=4
  • DOBDO27=4
  • DOBDO28=4
  • DOBDO29=4
  • DOBDO3=12
  • DOBDO30=4
  • DOBDO31=4
  • DOBDO4=12
  • DOBDO5=12
  • DOBDO6=12
  • DOBDO7=12
  • DOBDO8=4
  • DOBDO9=4
  • DOPADOP0=2
  • DOPADOP1=1
  • DOPBDOP0=4
  • DOPBDOP1=4
  • DOPBDOP2=4
  • DOPBDOP3=4
  • ENARDENL=56
  • ENARDENU=56
  • ENBWRENL=56
  • ENBWRENU=56
  • INJECTDBITERR=16
  • INJECTSBITERR=16
  • REGCEAREGCEL=56
  • REGCEAREGCEU=56
  • REGCEBL=56
  • REGCEBU=56
  • REGCLKARDRCLKL=56
  • REGCLKARDRCLKU=56
  • REGCLKBL=56
  • REGCLKBU=56
  • RSTRAMARSTRAML=56
  • RSTRAMARSTRAMU=56
  • RSTRAMBL=56
  • RSTRAMBU=56
  • RSTREGARSTREGL=56
  • RSTREGARSTREGU=56
  • RSTREGBL=56
  • RSTREGBU=56
  • WEAL0=56
  • WEAL1=56
  • WEAL2=56
  • WEAL3=56
  • WEAU0=56
  • WEAU1=56
  • WEAU2=56
  • WEAU3=56
  • WEBWEL0=56
  • WEBWEL1=56
  • WEBWEL2=56
  • WEBWEL3=56
  • WEBWEL4=56
  • WEBWEL5=56
  • WEBWEL6=56
  • WEBWEL7=56
  • WEBWEU0=56
  • WEBWEU1=56
  • WEBWEU2=56
  • WEBWEU3=56
  • WEBWEU4=56
  • WEBWEU5=56
  • WEBWEU6=56
  • WEBWEU7=56
REG_INIT
  • CE=1517
  • CK=4145
  • D=4145
  • Q=4145
  • SR=2062
SELMUX2_1
  • 0=314
  • 1=313
  • OUT=314
  • S0=314
SLICEL
  • A=503
  • A1=307
  • A2=527
  • A3=720
  • A4=1094
  • A5=1331
  • A6=1165
  • AMUX=583
  • AQ=1241
  • AX=699
  • B=498
  • B1=351
  • B2=546
  • B3=670
  • B4=903
  • B5=1119
  • B6=961
  • BMUX=395
  • BQ=1003
  • BX=452
  • C=292
  • C1=467
  • C2=625
  • C3=717
  • C4=920
  • C5=1122
  • C6=997
  • CE=554
  • CIN=89
  • CLK=1585
  • CMUX=336
  • COUT=89
  • CQ=979
  • CX=588
  • D=345
  • D1=477
  • D2=627
  • D3=725
  • D4=896
  • D5=1070
  • D6=950
  • DMUX=270
  • DQ=707
  • DX=273
  • SR=891
SLICEM
  • A=67
  • A1=174
  • A2=175
  • A3=175
  • A4=176
  • A5=176
  • A6=176
  • AI=6
  • AMUX=27
  • AQ=59
  • AX=172
  • B=97
  • B1=134
  • B2=140
  • B3=142
  • B4=144
  • B5=146
  • B6=146
  • BI=59
  • BMUX=73
  • BQ=52
  • BX=126
  • C=87
  • C1=128
  • C2=130
  • C3=130
  • C4=143
  • C5=143
  • C6=143
  • CE=198
  • CI=6
  • CLK=198
  • CMUX=71
  • CQ=58
  • CX=132
  • D=22
  • D1=139
  • D2=153
  • D3=154
  • D4=155
  • D5=155
  • D6=156
  • DI=77
  • DMUX=7
  • DQ=46
  • DX=127
  • SR=17
  • WE=2
 
Tool Usage
Command Line History
  • xst -ise <ise_file>
  • xst -ise <ise_file>
  • ngdbuild -ise <ise_file> -intstyle ise -dd _ngo -nt timestamp -i -bm <fname>.bmm -p xc6vlx240t-ff1156-3 <fname>.ngc <fname>.ngd
  • map -ise <ise_file> -intstyle ise -p xc6vlx240t-ff1156-3 -w -ol high -t 1 -register_duplication off -global_opt off -mt off -ir off -pr off -lc off -power off -o <fname>.ncd <fname>.ngd <fname>.pcf
  • par -ise <ise_file> -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
  • trce -ise <ise_file> -intstyle ise -v 3 -s 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
  • bitgen -ise <ise_file> -intstyle ise -f <fname>.ut <fname>.ncd
  • ngdbuild -ise <ise_file> -intstyle ise -dd _ngo -nt timestamp -i -bm <fname>.bmm -p xc6vlx240t-ff1156-3 <fname>.ngc <fname>.ngd
  • map -ise <ise_file> -intstyle ise -p xc6vlx240t-ff1156-3 -w -ol high -t 1 -register_duplication off -global_opt off -mt off -ir off -pr off -lc off -power off -o <fname>.ncd <fname>.ngd <fname>.pcf
  • par -ise <ise_file> -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
  • trce -ise <ise_file> -intstyle ise -v 3 -s 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
  • bitgen -ise <ise_file> -intstyle ise -f <fname>.ut <fname>.ncd
 
Software Quality
Run Statistics
_impact 60 54 0 0 0 0 0
bitgen 162 159 0 0 0 0 0
bitinit 337 337 0 0 0 0 0
edif2ngd 10 10 0 0 0 0 0
elfcheck 103 82 0 0 0 0 0
libgen 96 77 0 0 0 0 0
map 190 161 0 0 0 0 0
netgen 6 6 0 0 0 0 0
ngcbuild 187 187 0 0 0 0 0
ngdbuild 260 260 0 0 0 0 0
par 162 160 0 0 0 0 0
partgen 35 34 0 0 0 0 0
platgen 110 81 0 0 0 0 0
psf2Edward 104 95 0 0 0 0 0
simgen 1 1 0 0 0 0 0
trce 160 160 0 0 0 0 0
xbash 2054 2050 0 0 0 0 0
xdsgen 20 20 0 0 0 0 0
xps 849 75 0 0 0 0 0
xst 903 892 0 0 0 0 0
 
Help Statistics
Search words with results
address ( 1 ) address map ( 1 )
coe ( 1 ) communication ( 1 )
memory editor ( 1 ) primary ( 1 )
print ( 1 ) ram ( 1 )
rs232 ( 1 ) size ( 1 )
standard io ( 1 )
Unsuccessful Search words
XGpio_mSetDataReg ( 1 ) bram ( 1 )
standart io ( 1 )
Help files
/doc/usenglish/isehelp/cgn_c_overview.htm ( 1 ) /doc/usenglish/isehelp/cgn_r_coe_file_syntax.htm ( 1 )
/doc/usenglish/isehelp/cgn_r_core_generator_input_files.htm ( 1 ) /doc/usenglish/isehelp/ite_c_overview.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_bsb_adding_configuring_peripherals.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_bsb_base_system_builder.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_bsb_cache_setup.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_bsb_configuring_example_applications.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_bsb_configuring_processor_system_settings.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_bsb_summary_page.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_cpw_coprocessor_wizard.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_dbg_debugging_hw_chipscope.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_hdw_address_generation_errors.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_hdw_address_generation_user_inputs.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_hdw_customzing_address_ranges_in_sys_assem_panel.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_hdw_generating_sys_addr_map.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_hdw_generating_system_addresses.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_hdw_size_of_address_space_implied_by_base_and_high_address_pair.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_ipw_configuring_address_ranges.htm ( 1 ) /doc/usenglish/platform_studio/ps_c_sim_memory_init_files.htm ( 1 )
/doc/usenglish/platform_studio/ps_c_smp_xps_design_checklist.htm ( 1 ) /doc/usenglish/platform_studio/ps_n_bsb_using_bsb.htm ( 1 )
/doc/usenglish/platform_studio/ps_n_ipw_ipif_configuration_options.htm ( 1 ) /doc/usenglish/platform_studio/ps_r_gst_whatsnew.htm ( 5 )
 
Project Statistics
PROP_Synthesis_Tool=XST (VHDL/Verilog) PROP_Simulator=Modelsim-XE VHDL
PROP_Top_Level_Module_Type=HDL PROP_PreferredLanguage=VHDL
PROP_Enable_Message_Filtering=false PROP_Enable_Incremental_Messaging=false
PROP_UseSmartGuide=false Partitions count=0
FILE_VHDL=1 FILE_XPS=1
PROPEXT_mapTimingMode_virtex5=Non Timing Driven PROPEXT_xilxBitgCfg_Rate_virtex6=4
PROPEXT_xstUseClockEnable_virtex5=Yes PROPEXT_xstUseSyncReset_virtex5=Yes
PROPEXT_xstUseSyncSet_virtex5=Yes PROP_DevDevice=xc6vlx240t
PROP_DevFamily=Virtex6 PROP_DevPackage=ff1156
PROP_DevSpeed=-3 PROP_FitterReportFormat=HTML
PROP_Simulator=Modelsim-XE VHDL PROP_UserConstraintEditorPreference=Constraints Editor
PROP_intWorkingDirLocWRTProjDir=Same PROP_intWorkingDirUsed=No
Project duration(days)=5
 
Core Statistics
Core Type=MicroBlaze
c_area_optimized=0 c_cache_byte_size=32768 c_d_lmb=1 c_d_opb=0
c_d_plb=1 c_dcache_always_used=1 c_dcache_baseaddr=0x50000000 c_dcache_byte_size=65536
c_dcache_highaddr=0x5FFFFFFF c_dcache_line_len=4 c_dcache_use_writeback=0 c_debug_enabled=1
c_div_zero_exception=0 c_dopb_bus_exception=0 c_dplb_bus_exception=0 c_family=virtex6
c_fpu_exception=0 c_fsl_exception=0 c_fsl_links=0 c_i_lmb=1
c_i_opb=0 c_i_plb=1 c_icache_always_used=1 c_icache_baseaddr=0x50000000
c_icache_highaddr=0x5FFFFFFF c_icache_line_len=4 c_ill_opcode_exception=0 c_instance=microblaze_0
c_interconnect=1 c_iopb_bus_exception=0 c_iplb_bus_exception=0 c_mmu_dtlb_size=4
c_mmu_itlb_size=2 c_mmu_tlb_access=3 c_mmu_zones=16 c_number_of_pc_brk=1
c_number_of_rd_addr_brk=0 c_number_of_wr_addr_brk=0 c_opcode_0x0_illegal=0 c_pvr=0
c_unaligned_exceptions=0 c_use_barrel=0 c_use_dcache=1 c_use_div=0
c_use_ext_brk=1 c_use_ext_nm_brk=1 c_use_extended_fsl_instr=0 c_use_fpu=0
c_use_hw_mul=1 c_use_icache=1 c_use_interrupt=1 c_use_mmu=0
c_use_msr_instr=1 c_use_pcmp_instr=1 mb_version=0x0F
 
Par Statistics
Total Non-vccgnd Signals=8925
Total Non-vccgnd Design Pins=31914
Total Non-vccgnd Conns=31914
Total Non-vccgnd Timing Constrained Conns=25594
Phase 1 CPU=42.1 sec
Phase 2 CPU=51.0 sec
Phase 3 CPU=67.2 sec
Phase 4 CPU=87.7 sec
Phase 5 CPU=105.3 sec
Phase 6 CPU=105.3 sec
Phase 7 CPU=105.3 sec
Phase 8 CPU=105.3 sec
Phase 9 CPU=120.9 sec
Phase 10 CPU=127.8 sec
AvgWirelenPerPin Fanout 1=6.0
AvgWirelenPerPin Fanout 2=5.0
AvgWirelenPerPin Fanout 3=3.7
AvgWirelenPerPin Fanout 4=4.5
AvgWirelenPerPin Fanout 10=3.3
AvgWirelenPerPin Fanout 50=6.1
AvgWirelenPerPin Fanout 100=14.6
AvgWirelenPerPin Fanout 500=7.2
AvgWirelenPerPin Fanout 5000=7.4
AvgWirelenPerPin Fanout 20000=0.0
AvgWirelenPerPin Fanout 50000=0.0
IRR Gamma=1.6219