

# ANALOG JFET Input Instrumentation Amplifier with DEVICES Rail-to-Rail Outnut in MSOP Package Rail-to-Rail Output in MSOP Package

AD8220

#### **FEATURES**

#### Low input currents

10 pA maximum input bias current (B grade) 0.6 pA maximum input offset current (B grade)

#### **High CMRR**

100 dB CMRR (minimum), G = 10 (B grade)

80 dB CMRR (minimum) to 5 kHz, G = 1 (B grade)

#### **Excellent ac specifications and low power**

1.5 MHz bandwidth (G = 1)

14 nV/√Hz input noise (1 kHz)

Slew rate 2 V/µs

750 µA quiescent supply current (maximum)

#### Versatile

MSOP package

Rail-to-rail output

Input voltage range to below negative supply rail

4 kV ESD protection

4.5 V to 36 V single supply

±2.25 V to ±18 V dual supply

Gain set with single resistor (G = 1 to 1000)

#### **APPLICATIONS**

**Medical instrumentation** 

**Precision data acquisition** 

**Transducer interface** 


#### **GENERAL DESCRIPTION**

The AD8220 is the first single-supply JFET input instrumentation amplifier available in an MSOP package. Designed to meet the needs of high performance, portable instrumentation, the AD8220 has a minimum common-mode rejection ratio (CMRR) of 86 dB at dc and a minimum CMRR of 80 dB at 5 kHz for G = 1. Maximum input bias current is 10 pA and typically remains below 300 pA over the entire industrial temperature range. Despite the JFET inputs, the AD8220 typically has a noise corner of only 10 Hz.

With the proliferation of mixed-signal processing, the number of power supplies required in each system has grown. The AD8220 is designed to alleviate this problem. The AD8220 can operate on a ±18 V dual supply, as well as on a single +5 V supply. Its rail-to-rail output stage maximizes dynamic range on the low voltage supplies common in portable applications. Its ability to run on a single 5 V supply eliminates the need to use higher voltage, dual supplies. The AD8220 draws a maximum of 750 µA of quiescent current, making it ideal for battery-powered devices.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no  $responsibility is assumed by Analog \, Devices \, for \, its \, use, \, nor \, for \, any \, infringements \, of \, patents \, or \, other \, infringements \, or \, other \, i$ rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### PIN CONFIGURATION






Figure 2. Input Bias Current and Offset Current Temperature

Gain is set from 1 to 1000 with a single resistor. Increasing the gain increases the common-mode rejection. Measurements that need higher CMRR when reading small signals benefit when the AD8220 is set for large gains.

A reference pin allows the user to offset the output voltage. This feature is useful when interfacing with analog-to-digital converters.

The AD8220 is available in an MSOP that takes roughly half the board area of an SOIC. Performance is specified over the industrial temperature range of -40°C to +85°C.

### **TABLE OF CONTENTS**

Features
Applications
General Description1
Pin Configuration1
Revision History
Specifications
Absolute Maximum Ratings 8
ESD Caution
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Theory of Operation
Gain Selection
Layout

	Reference Terminal	21
	Power Supply Regulation and Bypassing	21
	Input Bias Current Return Path	21
	Input Protection	21
	RF Interference	22
	Common-Mode Input Voltage Range	22
	Driving an Analog-to-Digital Converter	22
A	pplications	23
	AC-Coupled Instrumentation Amplifier	23
	Differential Output	23
	Electrocardiogram Signal Conditioning	25
О	Outline Dimensions	26
	Ordering Guide	26

### **REVISION HISTORY**

4/06—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_S+=+15$  V,  $V_S-=-15$  V,  $V_{REF}=0$  V,  $T_A=+25$ °C, G=1,  $R_L=2$  k $\Omega$ , unless otherwise noted.

Table 1.

		A Grade				B Grade		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)								
CMRR DC to 60 Hz with 1 k $\Omega$ Source Imbalance	$V_{CM} = \pm 10 \text{ V}$							
G = 1		78			86			dB
G = 10		94			100			dB
G = 100		94			100			dB
G = 1000		94			100			dB
CMRR at 5 kHz	$V_{CM} = \pm 10 \text{ V}$							
G = 1		74			80			dB
G = 10		84			90			dB
G = 100		84			90			dB
G = 1000		84			90			dB
NOISE	RTI noise = $\sqrt{(e_{ni}^2 + (e_{no}/G)^2)}$							
Voltage Noise, 1 kHz								
Input Voltage Noise, eni	$V_{IN}+$ , $V_{IN}-=0$ V		14			14	17	nV√Hz
Output Voltage Noise, eno	$V_{IN}+$ , $V_{IN}-=0$ V		90			90	100	nV√Hz
RTI, 0.1 Hz to 10 Hz								
G = 1			5			5		μV p-p
G = 1000			0.8			0.8		μV p-p
Current Noise	f = 1 kHz		1			1		fA/√Hz
VOLTAGE OFFSET								
Input Offset, Vosi				250			125	μV
Average TC	T = -40°C to +85°C			10			5	μV/°C
Output Offset, Voso				750			500	μV
Average TC	T = -40°C to +85°C			10			5	μV/°C
Offset RTI vs. Supply (PSR)								
G = 1				86			86	dB
G = 10				96			100	dB
G = 100				96			100	dB
G = 1000				96			100	dB
INPUT CURRENT								
Input Bias Current				25			10	рА
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		300			300		pA
Input Offset Current				2			0.6	pА
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		5			5		pА
DYNAMIC RESPONSE								
Small Signal Bandwidth – 3 dB								
G = 1			1500			1500		kHz
G = 10			800			800		kHz
G = 100			120			120		kHz
G = 1000			14			14		kHz

		A Grade				B Grade		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Settling Time 0.01%	10 V step							
G = 1			5			5		μs
G = 10			4.3			4.3		μs
G = 100			8.1			8.1		μs
G = 1000			58			58		μs
Settling Time 0.001%	10 V step							
G = 1			6			6		μs
G = 10			4.6			4.6		μs
G = 100			9.6			9.6		μs
G = 1000			74			74		μs
Slew Rate								
G = 1 to 100		2			2			V/µs
GAIN	$G = 1 + (49.4 \text{ k}\Omega/R_G)$							
Gain Range		1		1000	1		1000	V/V
Gain Error	$V_{OUT} = \pm 10 \text{ V}$							
G = 1				0.06			0.04	%
G = 10				0.3			0.2	%
G = 100				0.3			0.2	%
G = 1000				0.3			0.2	%
Gain Nonlinearity	$V_{OUT} = -10 \text{ V to } +10 \text{ V}$							
G = 1	$R_L = 10 \text{ k}\Omega$		10	15		10	15	ppm
G = 10	$R_L = 10 \text{ k}\Omega$		5	10		5	10	ppm
G = 100	$R_L = 10 \text{ k}\Omega$		30	60		30	60	ppm
G = 1000	$R_L = 10 \text{ k}\Omega$		400	500		400	500	ppm
G = 1	$R_L = 2 k\Omega$		10	15		10	15	ppm
G = 10	$R_L = 2 k\Omega$		10	15		10	15	ppm
G = 100	$R_L = 2 k\Omega$		50	75		50	75	ppm
Gain vs. Temperature								
G = 1			3	10		2	5	ppm/°C
G > 10				-50			-50	ppm/°C
INPUT								
Impedance (Pin to Ground) <sup>1</sup>			10 <sup>4</sup>   5			104  5		GΩ  pF
Input Operating Voltage	$V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V for}$	$-V_{s} - 0.1$		$+V_S-2$	-V <sub>s</sub> - 0.1		$+V_S-2$	V
Range <sup>2</sup>	dual supplies							
Over Temperature	T = -40°C to +85°C	-V <sub>s</sub> - 0.1		+V <sub>s</sub> – 2.1	$-V_{s} - 0.1$		+V <sub>S</sub> - 2.1	V
OUTPUT								
Output Swing	$R_L = 2 \text{ k}\Omega$	-14.3		+14.3	-14.3		+14.3	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	-14.3		+14.1	-14.3		+14.1	V
Output Swing	$R_L = 10 \text{ k}\Omega$	-14.7		+14.7	-14.7		+14.7	V
Over Temperature	T = -40°C to +85°C	-14.6		+14.6	-14.6		+14.6	V
Short-Circuit Current			15			15		mA
REFERENCE INPUT								
R <sub>IN</sub>			40			40		kΩ
I <sub>IN</sub>	$V_{IN}+$ , $V_{IN}-=0$ V			70			70	μΑ
Voltage Range		-Vs		$+V_S$	-Vs		$+V_S$	V
Gain to Output			$1 \pm 0.0001$			$1 \pm 0.0001$		V/V

			A Grade			B Grade		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
POWER SUPPLY								
Operating Range		±2.25 <sup>3</sup>		±18	±2.25 <sup>3</sup>		±18	V
Quiescent Current				750			750	μΑ
Over Temperature	T = -40°C to +85°C			850			850	μΑ
TEMPERATURE RANGE								
For Specified Performance		-40		+85	-40		+85	°C
Operational <sup>4</sup>		-40		+125	-40		+125	°C

<sup>&</sup>lt;sup>1</sup> Differential and common-mode input impedance can be calculated from the pin impedance:  $Z_{DIFF} = 2(Z_{PIN})$ ;  $Z_{CM} = Z_{PIN}/2$ .

 $V_S$  + = 5 V,  $V_{S}$  - = 0 V,  $V_{REF}$  = 2.5 V,  $T_A$  = +25°C, G = 1,  $R_L$  = 2  $k\Omega$ , unless otherwise noted.

Table 2.

		A Grade				B Grade		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)								
CMRR DC to 60 Hz with 1 k $\Omega$ Source Imbalance	V <sub>CM</sub> = 0 to 2.5 V							
G = 1		78			86			dB
G = 10		94			100			dB
G = 100		94			100			dB
G = 1000		94			100			dB
CMRR at 5 kHz								
G = 1		74			80			dB
G = 10		84			90			dB
G = 100		84			90			dB
G = 1000		84			90			dB
NOISE	RTI noise = $\sqrt{(e_{ni}^2 + (e_{no}/G)^2)}$							
Voltage Noise, 1 kHz								
Input Voltage Noise, eni	$V_{IN}+$ , $V_{IN}-=0$ V, $V_{REF}=0$ V		14			14	17	nV√Hz
Output Voltage Noise, eno	$V_{IN}+, V_{IN}-=0 V, V_{REF}=0 V$		90			90	100	nV√Hz
RTI, 0.1 Hz to 10 Hz								
G = 1			5			5		μV p-p
G = 1000			0.8			8.0		μV p-p
Current Noise	f = 1 kHz		1			1		fA/√Hz
VOLTAGE OFFSET								
Input Offset, Vosi				300			200	μV
Average TC	$T = -40^{\circ}C \text{ to } +85^{\circ}C$			10			5	μV/°C
Output Offset, Voso				800			600	μV
Average TC	$T = -40^{\circ}C \text{ to } +85^{\circ}C$			10			5	μV/°C
Offset RTI vs. Supply (PSR)								
G = 1				86			86	dB
G = 10				96			100	dB
G = 100				96			100	dB
G = 1000				96			100	dB

<sup>&</sup>lt;sup>2</sup> The AD8220 can operate up to a diode drop below the negative supply but the bias current increases sharply. The input voltage range reflects the maximum allowable voltage where the input bias current is within the specification.

<sup>3</sup> At this supply voltage, ensure that the input common-mode voltage is within the input voltage range specification.

<sup>&</sup>lt;sup>4</sup> The AD8220 is characterized from –40°C to +125°C. See the Typical Performance Characteristics section for expected operation in this temperature range.

		A Grade				B Grade	e		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
INPUT CURRENT									
Input Bias Current				25			10	рΑ	
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		300			300		рΑ	
Input Offset Current				2			0.6	рΑ	
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		5			5		рΑ	
DYNAMIC RESPONSE									
Small Signal Bandwidth –									
3 dB									
G = 1			1500			1500		kHz	
G = 10			800			800		kHz	
G = 100			120			120		kHz	
G = 1000			14			14		kHz	
Settling Time 0.01%									
G = 1	3 V step		2.5			2.5		μs	
G = 10	4 V step		2.5			2.5		μs	
G = 100	4 V step		7.5			7.5		μs	
G = 1000	4 V step		30			30		μs	
Settling Time 0.001%									
G = 1	3 V step		3.5			3.5		μs	
G = 10	4 V step		3.5			3.5		μs	
G = 100	4 V step		8.5			8.5		μs	
G = 1000	4 V step		37			37		μs	
Slew Rate									
G = 1 to 100		2			2			V/µs	
GAIN	$G = 1 + (49.4 \text{ k}\Omega/R_G)$								
Gain Range		1		1000	1		1000	V/V	
Gain Error	V <sub>OUT</sub> = 0.3 V to 2.9 V for								
	G = 1								
	V <sub>OUT</sub> = 0.3 V to 3.8 V for G > 1								
G = 1	d > 1			0.06			0.04	%	
G = 10				0.3			0.2	%	
G = 100				0.3			0.2	%	
G = 1000				0.3			0.2	%	
Nonlinearity	V <sub>OUT</sub> = 0.3 V to 2.9 V for			0.5			0.2	/0	
Normicanty	G = 1								
	V <sub>OUT</sub> = 0.3 V to 3.8 V for G > 1								
G = 1	$R_L = 10 \text{ k}\Omega$		35	50		35	50	ppm	
G = 10	$R_L = 10 \text{ k}\Omega$		35	50		35	50	ppm	
G = 100	$R_L = 10 \text{ k}\Omega$		50	75		50	75	ppm	
G = 1000	$R_L = 10 \text{ k}\Omega$		650	750		650	750	ppm	
G = 1	$R_L = 2 \text{ k}\Omega$		35	50		35	50	ppm	
G = 10	$R_L = 2 k\Omega$		35	50		35	50	ppm	
G = 100	$R_L = 2 k\Omega$		50	75		50	75	ppm	
Gain vs. Temperature									
G = 1			3	10		2	5	ppm/	
G > 10				-50			-50	ppm/	
INPUT				- <del>-</del>				1.1=/	
Impedance (Pin to Ground) <sup>1</sup>			104  6			104  6		GΩ  p	
Input Voltage Range <sup>2</sup>		-0.1	110	$+V_{s}-2$	-0.1	. • 110	$+V_s-2$	V	
	i .	0.1		. vs 🚣			. vo 4		

Rev. 0 | Page 6 of 28

			A Grade			B Grad	le	
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
OUTPUT								
Output Swing	$R_L = 2 k\Omega$	0.25		4.75	0.25		4.75	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	0.3		4.70	0.3		4.70	V
Output Swing	$R_L = 10 \text{ k}\Omega$	0.15		4.85	0.15		4.85	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	0.2		4.80	0.2		4.80	V
Short-Circuit Current			15			15		mA
REFERENCE INPUT								
R <sub>IN</sub>			40			40		kΩ
I <sub>IN</sub>	$V_{IN}+$ , $V_{IN}-=0$ V			70			70	μΑ
Voltage Range		-Vs		$+V_S$	-Vs		$+V_S$	V
Gain to Output			$1 \pm 0.000$	01		$1 \pm 0.000$	1	V/V
POWER SUPPLY								
Operating Range		+4.5		+36	+4.5		+36	V
Quiescent Current				750			750	μΑ
Over Temperature	T = -40°C to $+85$ °C			850			850	μΑ
TEMPERATURE RANGE								
For Specified Performance		-40		+85	-40		+85	°C
Operational <sup>3</sup>		-40		+125	-40		+125	°C

<sup>&</sup>lt;sup>1</sup> Differential and common-mode impedance can be calculated from the pin impedance: Z<sub>DIFF</sub> = 2(Z<sub>PIN</sub>); Z<sub>CM</sub> = Z<sub>PIN</sub>/2.

<sup>2</sup> The AD8220 can operate up to a diode drop below the negative supply but the bias current increases sharply. The input voltage range reflects the maximum allowable voltage where the input bias current is within the specification.

<sup>3</sup> The AD8220 is characterized from −40°C to +125°C. See the Typical Performance Characteristics section for expected operation in that temperature range.

### **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Supply Voltage	±18 V
Power Dissipation	See Figure 3
Output Short Circuit Current	Indefinite <sup>1</sup>
Input Voltage (Common Mode)	±Vs
Differential Input Voltage	±Vs
Storage Temperature	−65°C to +125°C
Operating Temperature Range <sup>2</sup>	-40°C to +125°C
Lead Temperature Range (Soldering 10 sec)	300°C
Junction Temperature	140°C
θ <sub>JA</sub> (4-layer JEDEC Standard Board)	135°C/W
Package Glass Transition Temperature	140°C
ESD (Human Body Model)	4 kV
ESD (Charge Device Model)	1 kV
ESD (Machine Model)	0.4 kV

<sup>&</sup>lt;sup>1</sup> Assumes the load is referenced to mid-supply.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the MSOP on a 4-layer JEDEC standard board.  $\theta_{JA}$  values are approximations.




Figure 3. Maximum Power Dissipation

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>2</sup> Temperature for specified performance is –40°C to +85°C. For performance to +125°C, see the Typical Performance Characteristics section.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

**Table 4. Pin Function Descriptions** 

	1	
Pin No.	Mnemonic	Description
1	-IN	Negative Input Terminal (true differential input).
2, 3	R <sub>G</sub>	Gain Setting Terminals (place resistor across the RG pins).
4	+IN	Positive Input Terminal (true differential input).
5	$-V_S$	Negative Power Supply Terminal.
6	REF	Reference Voltage Terminal (drive this terminal with a low impedance voltage source to level shift the output.)
7	V <sub>OUT</sub>	Output Terminal.
8	+V <sub>S</sub>	Positive Power Supply Terminal.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Typical Distribution of CMRR (G = 1)




Figure 6. Typical Distribution of Input Offset Voltage




Figure 7. Typical Distribution of Output Offset Voltage




Figure 8. Typical Distribution of Input Bias Current




Figure 9. Typical Distribution of Input Offset Current




Figure 10. Voltage Spectral Density vs. Frequency




Figure 11. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1)




Figure 12. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1000)




Figure 13. Change in Input Offset Voltage vs. Warm Up Time




Figure 14. Positive PSRR vs. Frequency, RTI




Figure 15. Negative PSRR vs. Frequency, RTI




Figure 16. Input Current vs. Common-Mode Voltage




Figure 17. Input Bias Current and Offset Current Temperature,  $V_S=\pm 15~V, V_{REF}=0~V$ 




Figure 18. Input Bias Current and Offset Current vs. Temperature,  $V_S = +5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 19. CMRR vs. Frequency




Figure 20. CMRR vs. Frequency, 1 k $\Omega$  Source Imbalance




Figure 21. Change in CMRR vs. Temperature, G = 1




Figure 22. Gain vs. Frequency




Figure 23. Gain Nonlinearity, G = 1




Figure 24. Gain Nonlinearity, G = 10




Figure 25. Gain Nonlinearity, G = 100




Figure 26. Gain Nonlinearity, G = 1000




Figure 27. Input Common-Mode Voltage Range vs. Output Voltage, G = 1,  $V_{REF} = 0$  V




Figure 28. Input Common-Mode Voltage Range vs. Output Voltage, G = 1,  $V_S = +5$  V,  $V_{REF} = 2.5$  V




Figure 29. Input Common-Mode Voltage Range vs. Output Voltage, G = 100,  $V_{REF} = 0$  V




Figure 30. Input Common-Mode Voltage Range vs. Output Voltage, G = 100,  $V_S = +5$  V,  $V_{REF} = 2.5$  V




Figure 31. Input Voltage Limit vs. Supply Voltage, G = 1,  $V_{REF} = 0 V$ 




Figure 32. Output Voltage Swing vs. Supply Voltage,  $R_L = 2 \text{ k}\Omega$ , G = 10,  $V_{REF} = 0 \text{ V}$ 




Figure 33. Output Voltage Swing vs. Supply Voltage,  $R_L = 10 \text{ k}\Omega$ , G = 10,  $V_{REF} = 0 \text{ V}$ 




Figure 34. Output Voltage Swing vs. Load Resistance  $V_S = \pm 15 \text{ V}$ ,  $V_{REF} = 0 \text{ V}$ 




Figure 35. Output Voltage Swing vs. Load Resistance  $V_S = +5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 36. Output Voltage Swing vs. Output Current,  $V_S = \pm 15 \text{ V}$ ,  $V_{REF} = 0 \text{ V}$ 




Figure 37. Output Voltage Swing vs. Output Current,  $V_S = +5 \text{ V}$ ,  $V_{REF} = 2.5 \text{ V}$ 




Figure 38. Small Signal Pulse Response for Various Capacitive Loads,  $V_S = \pm 15 \text{ V}, V_{REF} = 0 \text{ V}$ 




Figure 39. Small Signal Pulse Response for Various Capacitive Loads,  $V_S = +5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 40. Output Voltage Swing vs. Large Signal Frequency Response




Figure 41. Large Signal Pulse Response and Settle Time, G=1,  $R_L=10~k\Omega,~V_S=\pm15~V,~V_{REF}=0~V$ 




Figure 42. Large Signal Pulse Response and Settle Time, G = 10,  $R_L=10~k\Omega,~V_S=\pm15~V,~V_{REF}=0~V$ 




Figure 43. Large Signal Pulse Response and Settle Time, G=100,  $R_L=10~k\Omega,~V_S=\pm15~V,~V_{REF}=0~V$ 




Figure 44. Large Signal Pulse Response and Settle Time, G=1000,  $R_L=10~k\Omega,~V_S=\pm15~V,~V_{REF}=0~V$ 




Figure 45. Small Signal Pulse Response, G=1,  $R_L=2$  k $\Omega$ , CL=100 pF,  $V_S=\pm 15$  V,  $V_{REF}=0$  V




Figure 46. Small Signal Pulse Response, G = 10,  $R_L$  = 2  $k\Omega$ , CL = 100 pF,  $V_S$  =  $\pm$ 15 V,  $V_{REF}$  = 0 V.




Figure 47 Small Signal Pulse Response, G = 100,  $R_L$  = 2  $k\Omega$ , C L= 100 pF,  $V_S$  =  $\pm 15$  V,  $V_{REF}$  = 0 V




Figure 48. Small Signal Pulse Response, G = 1000,  $R_L$  = 2 k $\Omega$ , CL = 100 pF,  $V_S$  =  $\pm$ 15 V,  $V_{REF}$  = 0 V




Figure 49. Small Signal Pulse Response, G = 1,  $R_L$  = 2  $k\Omega$ , CL = 100 pF,  $V_S$  = +5 V,  $V_{REF}$  = 2.5 V




Figure 50. Small Signal Pulse Response, G = 10,  $R_L$  = 2  $k\Omega$ , CL = 100 pF,  $V_S$  = +5 V,  $V_{REF}$  = 2.5 V




Figure 51. Small Signal Pulse Response, G=100,  $R_L=2$  k $\Omega$ , CL=100 pF,  $V_S=+5$  V,  $V_{REF}=2.5$  V




Figure 52. Small Signal Pulse Response, G=1000,  $R_L=2$  k $\Omega$ , CL=100 pF,  $V_S=+5$  V,  $V_{REF}=2.5$  V




Figure 53. Settling Time vs. Step Size (G = 1)  $\pm 15$  V,  $V_{REF} = 0$  V




Figure 54. Settling Time vs. Gain for a 10 V Step,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 

### THEORY OF OPERATION




Figure 55. Simplified Schematic


The AD8220 is a JFET input, monolithic instrumentation amplifier based on the classic three op amp topology (see Figure 55). Input Transistor J1 and Input Transistor J2 are biased at a fixed current, so that any input signal forces the output voltages of A1 and A2 to change accordingly; the input signal creates a current through RG that flows in R1 and R2 such that the outputs of A1 and A2 provide the correct, gained signal. Topologically, J1, A1, R1 and J2, A2, R2 can be viewed as precision current feedback amplifiers that have a gain bandwidth of 1.5 MHz. The common-mode voltage and amplified differential signal from A1 and A2 are applied to a difference amplifier that rejects the common-mode voltage but amplifies the differential signal. The difference amplifier employs 20 k $\Omega$  laser trimmed resistors that result in an in-amp with gain error less than 0.04%. New trim techniques were developed to ensure that CMRR exceeds 86 dB (G = 1).

Using JFET transistors, the AD8220 offers extremely high input impedance, extremely low bias currents of 10 pA maximum, low offset current of 0.6 pA maximum, and no input bias current noise. In addition, input offset is less than 125  $\mu V$  and drift is less than 5  $\mu V/^{\circ} C$ . Ease of use and robustness were considered. A common problem for instrumentation amplifiers is that at high gains, when the input is overdriven,  $^3$  an excessive milliampere input bias current can result and the output can undergo phase reversal. The AD8220 has none of these problems; its input bias current is limited to less than 10  $\mu A$  and the output does not phase reverse under overdrive fault conditions.

The AD8220 has extremely low load induced nonlinearity. All amplifiers that comprise the AD8220 have rail-to-rail output capability for enhanced dynamic range. The input of the AD8220 can amplify signals with wide common-mode voltages even slightly lower than the negative supply rail. The AD8220 operates over a wide supply voltage range. It can operate from either a single +4.5 V to +36 V supply or a dual  $\pm 2.25$  V to  $\pm 18$  V. The transfer function of the AD8220 is

$$G = 1 + \frac{49.4 \ k\Omega}{RG}$$

Users can easily and accurately set the gain using a single, standard resistor. Since the input amplifiers employ a current feedback architecture, the AD8220 gain-bandwidth product increases with gain, resulting in a system that does not suffer as much bandwidth loss as voltage feedback architectures at higher gains. A unique pinout enables the AD8220 to meet a CMRR specification of 80 dB through 5 kHz (G = 1). The balanced pinout, shown in Figure 56, reduces parasitics that adversely affect CMRR performance. In addition, the new pinout simplifies board layout because associated traces are grouped together. For example, the gain setting resistor pins are adjacent to the inputs, and the reference pin is next to the output.



 $<sup>^3</sup>$  Overdriving the input at high gains refers to when the input signal is within the supply voltages but the amplifier cannot output the gained signal. For example, at a gain of 100, driving the amplifier with 10 V on  $\pm 15$  V constitutes overdriving the inputs since the amplifier cannot output 100 V.

#### **GAIN SELECTION**

Placing a resistor across the  $R_{\rm G}$  terminals sets the AD8220 gain, which can be calculated by referring to Table 5 or by using the gain equation

$$R_G = \frac{49.4 \ k\Omega}{G - 1}$$

**Table 5. Gains Achieved Using 1% Resistors** 

1% Standard Table Value of R <sub>G</sub> (Ω)	Calculated Gain
49.9 k	1.990
12.4 k	4.984
5.49 k	9.998
2.61 k	19.93
1.00 k	50.40
499	100.0
249	199.4
100	495.0
49.9	991.0

The AD8220 defaults to G=1 when no gain resistor is used. Gain accuracy is determined by the absolute tolerance of  $R_G$ . The TC of the external gain resistor increases the gain drift of the instrumentation amplifier. Gain error and gain drift are kept to a minimum when the gain resistor is not used.

#### **LAYOUT**

Careful board layout maximizes system performance. In applications that need to take advantage of the AD8220's low input bias current, avoid placing metal under the input path to minimize leakage current. To maintain high CMRR over frequency, layout the input traces symmetrically and layout the RG resistor's traces symmetrically. Ensure that the traces maintain resistive and capacitive balance; this holds for additional PCB metal layers under the input and  $R_{\rm G}$  pins. Traces from the gain setting resistor to the  $R_{\rm G}$  pins should be kept as short as possible to minimize parasitic inductance. An example layout is shown in Figure 57 and Figure 58. To ensure the most accurate output, the trace from the REF pin should either be connected to the AD8220 local ground (see Figure 59) or connected to a voltage that is referenced to the AD8220 local ground.




Figure 57. Example Layout. Top Layer of the AD8220 Evaluation Board




Figure 58. Example Layout. Bottom Layer of the AD8220 Evaluation Board

#### **Common-Mode Rejection**

The AD8220 has high CMRR over frequency which gives it greater immunity to disturbances such as line noise and its associated harmonics in contrast to typical in-amps whose CMRR falls off around 200 Hz. These in-amps often need common-mode filters at the inputs to compensate for this shortcoming. The AD8220 is able to reject CMRR over a greater frequency range, reducing the need for input common-mode filtering.

A well implemented layout helps to maintain the AD8220's high CMRR over frequency. Input source impedance and capacitance should be closely matched. In addition, source resistance and capacitance should be placed as close to the inputs as possible.

#### Grounding

The AD8220's output voltage is developed with respect to the potential on the reference terminal. Care should be taken to tie REF to the appropriate local ground (see Figure 59).

In mixed-signal environments, low level analog signals need to be isolated from the noisy digital environment. Many ADCs have separate analog and digital ground pins. Although it is convenient to tie both grounds to a single ground plane, the current traveling through the ground wires and PC board can cause a large error. Therefore, separate analog and digital ground returns should be used to minimize the current flow from sensitive points to the system ground.

#### REFERENCE TERMINAL

The reference terminal, REF, is at one end of a 20 k $\Omega$  resistor (see Figure 55). The instrumentation amplifier's output is referenced to the voltage on the REF terminal; this is useful when the output signal needs to be offset to voltages other than common. For example, a voltage source can be tied to the REF pin to level-shift the output so that the AD8220 can interface with an ADC. The allowable reference voltage range is a function of the gain, common-mode input, and supply voltages. The REF pin should not exceed either +Vs or -Vs by more than 0.5 V.

For best performance, especially in cases where the output is not measured with respect to the REF terminal, source impedance to the REF terminal should be kept low, since parasitic resistance can adversely affect CMRR and gain accuracy.

#### POWER SUPPLY REGULATION AND BYPASSING

The AD8220 has high PSRR. However, for optimal performance, a stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. As in all linear circuits, bypass capacitors must be used to decouple the amplifier.

A 0.1  $\mu F$  capacitor should be placed close to each supply pin. A 10  $\mu F$  tantalum capacitor can be used further away from the part (see Figure 59). In most cases, it can be shared by other precision integrated circuits.





Figure 59. Supply Decoupling, REF and Output Referred to Ground

#### **INPUT BIAS CURRENT RETURN PATH**

The AD8220 input bias current is extremely small at less than 10 pA. Nonetheless, the input bias current must have a return path to common. When the source, such as a transformer, cannot provide a return current path, one should be created (see Figure 60).



**TRANSFORMER** 




Figure 60. Creating an IBIAS Path

#### INPUT PROTECTION

All terminals of the AD8220 are protected against ESD. In addition, the input structure allows for dc overload conditions a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond a diode drop of the supplies cause the ESD diodes to conduct and enable current to flow through the diode. Therefore, an external resistor should be used in series with each of the inputs to limit current for voltages above +Vs. In either scenario, the AD8220 safely handles a continuous 6 mA current at room temperature.

For applications where the AD8220 encounters extreme overload voltages, as in cardiac defibrillators, external series resistors and low leakage diode clamps such as BAV199Ls, FJH1100s, or SP720s should be used.

<sup>&</sup>lt;sup>4</sup> ESD protection is guaranteed to 4 kV (human body model).

#### RF INTERFERENCE

RF rectification is often a problem in applications where there are large RF signals. The problem appears as a small dc offset voltage. The AD8220 by its nature has a 5 pF gate capacitance,  $C_G$ , at its inputs. Matched series resistors form a natural low-pass filter that reduces rectification at high frequency (see Figure 61). The relationship between external, matched series resistors and the internal gate capacitance is expressed as follows:

$$FilterFreq_{DIFF} = \frac{1}{2\pi RC_G}$$

$$FilterFreq_{CM} = \frac{1}{2\pi RC_G}$$

$$\begin{array}{c} & & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\$$

Figure 61. RFI Filtering Without External Capacitors

To eliminate high frequency common-mode signals while using smaller source resistors, a low-pass R-C network can be placed at the input of the instrumentation amplifier (see Figure 62). The filter limits the input signal bandwidth according to the following relationship:

$$FilterFreq_{DIFF} = \frac{1}{2\pi R(2 C_D + C_C + C_G)}$$
$$FilterFreq_{CM} = \frac{1}{2\pi R(C_C + C_G)}$$

Mismatched  $C_{\rm C}$  capacitors result in mismatched low-pass filters. The imbalance causes the AD8220 to treat what would have been a common-mode signal as a differential signal. To reduce the effect of mismatched external  $C_{\rm C}$  capacitors, select a value of  $C_{\rm D}$  greater than 10 times  $C_{\rm C}$ . This sets the differential filter frequency lower than the common-mode frequency.




Figure 62. RFI Suppression

#### **COMMON-MODE INPUT VOLTAGE RANGE**

The common-mode input voltage range is a function of the input range and the outputs of Internal Amplifier A1, Internal Amplifier A2, and Internal Amplifier A3, the reference voltage, and the gain. Figure 27, Figure 28, Figure 29, and Figure 30 show common-mode voltage ranges for various supply voltages and gains.

#### **DRIVING AN ANALOG-TO-DIGITAL CONVERTER**

An instrumentation amplifier is often used in front of an analog-to-digital converter to provide CMRR and additional conditioning such as a voltage level shift and gain (see Figure 63). In this example, a 2.7 nF capacitor and a 1 k $\Omega$  resistor create an antialiasing filter for the AD7685. The 2.7 nF capacitor also serves to store and deliver necessary charge to the switched capacitor input of the ADC. The 1 k $\Omega$  series resistor reduces the burden of the 2.7 nF load from the amplifier. However, large source impedance in front of the ADC can degrade THD.

The example shown in Figure 63 is for sub-60 kHz applications. For higher bandwidth applications where THD is important, the series resistor needs to be small. At worst, a small series resistor can load the AD8220, potentially causing the output to overshoot or ring. In such cases, a buffer amplifier, such as the AD8615, should be used after the AD8220 to drive the ADC.




Figure 63. Driving an ADC in a Low Frequency Application

### **APPLICATIONS**

#### **AC-COUPLED INSTRUMENTATION AMPLIFIER**

Measuring small signals that are in the amplifier's noise or offset can be a challenge. Figure 64 shows a circuit that can improve the resolution of small ac signals. The large gain reduces the referred input noise of the amplifier to  $14~\text{nV}/\sqrt{\text{Hz}}$ . Thus, smaller signals can be measured since the noise floor is lower. DC offsets that would have been gained by 100 are eliminated from the AD8220 output by the integrator feedback network.

At low frequencies, the OP1177 forces the AD8220 output to 0 V. Once a signal exceeds  $f_{\text{HIGH-PASS}}$ , the AD8220 outputs the amplified input signal.

#### **DIFFERENTIAL OUTPUT**

In certain applications, it is necessary to create a differential signal. New high resolution analog-to-digital converters often require a differential input. In other cases, transmission over a long distance can require differential processing for better immunity to interference.

Figure 65 shows how to configure the AD8220 to output a differential signal. An OP1177 op amp is used to create a differential voltage. Errors from the op amp are common to both outputs and are thus common mode. Likewise, errors from using mismatched resistors cause a common-mode dc offset error. Such errors are rejected in differential signal processing by differential input ADCs or instrumentation amplifiers.

When using this circuit to drive a differential ADC,  $V_{\text{REF}}$  can be set using a resistor divider from the ADC's reference to make the output ratiometric with the ADC as shown in Figure 66.




Figure 64. AC-Coupled Circuit




Figure 65. Differential Output with Level Shift




Figure 66. Configuring the AD8220 to Output A Ratiometric, Differential Signal

#### **ELECTROCARDIOGRAM SIGNAL CONDITIONING**

The AD8220 makes an excellent input amplifier for next generation ECGs. Its small size, high CMRR over frequency, rail-to-rail output, and JFET inputs are well suited for this application. Potentials measured on the skin range from 0.2 mV to 2 mV. The AD8220 solves many of the typical challenges of measuring these body surface potentials. The AD8220's high CMRR helps reject common-mode signals that come in the form of line noise or high frequency EMI from equipment in the operating room. Its rail-to-rail output offers wide dynamic range allowing for higher gains than would be possible using other instrumentation amplifiers. JFET inputs offer a large input capacitance of 5 pF. A natural RC filter is formed reducing high frequency noise when series input resistors are used in front of the AD8220 (see the RF Interference section).

In addition, the AD8220 JFET inputs have ultralow input bias current and no current noise, making it useful for ECG applications where there are often large impedances. The MSOP package and the AD8220's optimal pinout allow smaller footprints and more efficient layout, paving the way for next generation portable ECGs.

Figure 67 shows an example ECG schematic. Following the AD8220 is a 0.03 Hz high-pass filter, formed by the 4.7  $\mu F$  capacitor and the 1 M $\Omega$  resistor, which removes the dc offset that develops between the electrodes. An additional gain of 50, provided by the AD8618, makes use of the 0 V to 5 V input range of the ADC. An active, fifth order, low-pass Bessel filter removes signals greater than approximately 160 Hz. An OP2177 buffers, inverts, and gains the common-mode voltage taken at the mid-point of the AD8220 gain setting resistors. This right leg drive circuit helps cancel common-mode signals by inverting the common-mode signal and driving it back into the body. A 499 k $\Omega$  series resistor at the output of the OP2177 limits the current driven into the body.





Figure 67. Example ECG Schematic

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 68. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range <sup>1</sup>	Package Description	Package Option	Branding			
AD8220ARMZ <sup>2</sup>	−40°C to +85°C	8-Lead MSOP	RM-8	H01			
AD8220ARMZ-RL <sup>1</sup>	-40°C to +85°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H01			
AD8220ARMZ-R7 <sup>2</sup>	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H01			
AD8220BRMZ <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	H0P			
AD8220BRMZ-RL <sup>2</sup>	-40°C to +85°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H0P			
AD8220BRMZ-R7 <sup>2</sup>	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H0P			
AD8220-EVAL		Evaluation Board					

 $<sup>^{\</sup>rm 1}$  See the Typical Performance Characteristics section for expected operation from 85 °C to 125 °C.

 $<sup>^{2}</sup>$  Z = Pb-free part.

## **NOTES**

AD8220	
--------	--

## **NOTES**