



MODULE NO.: LPSF096064A01-T3
DOC.REVISION: 1.0

	SIGNATURE	
PREPARED BY	Guihua Xiang	8-Sep-05
APPROVED BY (R&D)	Wayne Zhao	9-Sep-05
APPROVED BY (Marketing)	Kenny Mung	13-Sep-05



PRODUCT PREVIEW

Product Part#: LPSF096064A01-T3

Product Name: 65K color OLED Module

Revision: 1.0

Date: Sep'2005



REVISION RECORD

Revision	Description of Revision	Revision date	Remark
0.0	Initial release	8-Sep-05	--

TABLE OF CONTENTS

1. Functions & features	1
2. Mechanical specifications	1
3. Block diagram	1
4. Dimensional outline	2
5. Pin description	3
6. Absolute maximum ratings	4
7. Optics & electrical characteristics	5
8. Electrical characteristics	6
9. Control and display command	9
10. Reference application circuit	12
11. Quality specifications	16

1. FUNCTIONS & FEATURES

1.1. Format	: 96(BGR)*64 dots
1.2. Display mode	: Passive Matrix
1.3. Display color	: 65k color
1.4. Duty	: 1/64

2. MECHANICAL SPECIFICATIONS

2.1. Module size	: 26.66mm(W)*33.17mm(H)
2.2. Panel size	: 26.66mm(W)*20.38mm(H)
2.3. Active area	: 20.135mm(W)*13.415mm(H)
2.4. Dot pitch	: 0.210mm(W)*0.210mm(H)
2.5. Dot size	: 0.185mm(W)*0.185mm(H)
2.6. Thickness(with polarizer)	: 1.66mm
2.7. Weight	: TBD

3. BLOCK DIAGRAM




Figure 1. Block diagram

4. DIMENSIONAL OUTLINE




Figure 2. Dimensional outline

5. PIN DESCRIPTION

Pin no.	Symbol	Function									
1,4,31	NC	These are reserved pins and should not be connected. Do not group or short NC pins.									
2	VCC	Supply voltage for OLED This is the most positive voltage supply pin of the chip. It is supplied either by external high voltage source or internal booster.									
3	VCOMH	This pin is the input pin for the voltage output high level for COM signals. It can be supplied externally or internally. When VCOMH is generated internally, a capacitor should be connected between this pin and VSS.									
5~12	D7~D0	These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D1 will be the serial data input and D0 will be the serial clock input.									
13	E(RD#)	This pin is MCU interface input. - When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the chip is selected. - When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and the chip is selected. - When serial interface is selected, this pin E(RD#) must be connected to VSS.									
14	R/W(WR#)	This pin is MCU interface input. - When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low. - When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the chip is selected. - When serial interface is selected, this pin RW#(WR#) must be connected to VSS.									
15	D/C#	This pin is Data/Command control pin. - When the pin is pulled high, the data at D7-D0 is treated as display data. - When the pin is pulled low, the data at D7-D0 will be transferred to the command register.									
16	RES#	This pin is reset signal input. When the pin is low, initialization of the chip is executed.									
17	CS#	This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.									
18	IREF	This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS.									
19,20	BS2, BS1	These input pins are used to configure MCU interface selection by appropriate logic setting, which is described in the following table: <table border="1"> <thead> <tr> <th></th><th>6800-parallel interface (8 bit)</th><th>8080-parallel interface (8 bit)</th></tr> </thead> <tbody> <tr> <td>BS1</td><td>0</td><td>1</td></tr> <tr> <td>BS2</td><td>1</td><td>1</td></tr> </tbody> </table>		6800-parallel interface (8 bit)	8080-parallel interface (8 bit)	BS1	0	1	BS2	1	1
	6800-parallel interface (8 bit)	8080-parallel interface (8 bit)									
BS1	0	1									
BS2	1	1									

Pin no.	Symbol	Function
21	VDD	Power Supply pin for logic operation of the driver. It must be connected to external source.
22,23,24	VP_C VP_B VP_A	These pins are the pre-charge driving voltages for OLED driving segment pins SA0-SA95 (Red), SB0-SB95 (Green) and SC0-SC95 (Blue) respectively. They can be supplied externally or internally generated by VP circuit. When internal VP is used, VP_A, VP_B, VP_C pins should be left open.
25,26,27 28,29	TEST0~ TEST4	No connection.
30	VSS	Ground pin. It must be connected to external ground.

Table1: Pin Description

6. ABSOLUTE MAXIMUM RATINGS

6.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage	V_{DD}	-0.3	4.0	V	1
	V_{CC}	0	18	V	1
	V_{REF}	0	18	V	1
Supply Voltage/Output voltage	V_{COMH}	0	18	V	1
SEG/COM output voltage	-	0	18	V	1
Input voltage	V_{IN}	$V_{SS}-0.3$	$V_{DD}+0.3$	V	1
Operating Temperature	T_{OP}	-20	70	°C	--
Storage Temperature	T_{STG}	-40	80	°C	--

Table2: Absolute Maximum Ratings

Note 1: Voltage Reference To V_{SS} .

7. OPTICS & ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness (White)	L_{br}	Display average (With polarizer)	55	75	--	Cd/m^2
CIE (Blue)	X	With polarizer	0.12	0.16	0.20	--
	Y		0.18	0.22	0.26	--
CIE (Green)	X		0.23	0.27	0.31	--
	Y		0.52	0.56	0.60	--
CIE (Red)	X		0.57	0.61	0.65	--
	Y		0.34	0.38	0.42	--
CIE (White)	X		0.23	0.28	0.33	--
	Y		0.30	0.35	0.40	--
Dark Room Contrast	CR		100	--	--	NC
View Angle	A	--	>160	--	--	Degree

Table 3: Optics & electrical characteristics

Condition:

(1) Brightness = $75Cd/m^2$. Pixel On = 100%, $V_{DD}=3.3V$, $V_{CC}=17V$, $T_a=25^\circ C$, $R_{ref}=1.2M\Omega$.

MasterCurrentControl=07H, SetContrastForColorA=64H, SetContrastForColorB=3CH,

SetContrastForColorC=64H.


(2) Contrast Ratio=Brightness of the selected spot (White pattern area)/brightness of the unselected spot (Black pattern area)

(3) The elapsed time that the brightness is decreased to the half of initial value, when operated continuously.

(4) Test Command: Display OFF command.

(5) All pixels on

Tester: MINOLTA CS100 Color Analyzer



8. ELECTRICAL CHARACTERISTICS

8.1 DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V _{CC}	Operating Voltage		14	17	17.5	V
V _{DD}	Logic Supply Voltage		2.4	2.7	3.5	V
V _{OH}	High Logic Output Level	I _{out} =300uA, 3.3MHz	0.9V _{DD}	-	V _{DD}	V
V _{OL}	Low Logic Output Level	I _{out} =300uA, 3.3MHz	0	-	0.1V _{DD}	V
V _{IH}	High Logic Input Level	I _{out} =300uA, 3.3MHz	0.8V _{DD}	-	V _{DD}	V
V _{IL}	Low Logic Input Level	I _{out} =300uA, 3.3MHz	0	-	0.2V _{DD}	V
I _{SLEEP}	Sleep Mode Current	V _{DD} =2.7V, Display OFF, NO Panel attached	-	--	5	uA
I _{CC}	V _{CC} Supply Current	V _{DD} =2.7V, V _{CC} =11V Display ON Contrast =FF, No panel attached	-	770	-	uA
I _{DD}	V _{DD} Supply Current	V _{DD} =2.7V, V _{CC} =11V Display ON Contrast =FF, No panel attached	-	170		uA
I _{fc}	Forward current	All pixel on	-	12	-	mA
Pwr	Power consumption	Display off mode	-	3.0	--	mW
		Normal Type	-	--	222	mW

Table 4: DC characteristics

8.2 AC Characteristics

(Unless otherwise specified, Voltage Referenced to V_{SS}, V_{DD}=2.4TO3.5V, Ta=25 °C)

Symbol	Parameter	Test Condition	Min	Typ.	Max	Unit
F _{OSC}	Oscillation Frequency of Display Timing Generator	V _{DD} =2.7V	--	0.97	--	MHz
F _{FRM}	Frame Frequency for 64 MUX Mode	96RGB x 64 Graphic Display Mode, Display ON, Internal Oscillator Enabled	--	F _{OSC} X1/(D* K*64)	--	Hz

Table 5: AC characteristics

D: divide ratio (POR=1)

K: number of display clocks (POR=136, i.e.phase1 dclk+phase2 dclk+phase3 dclk=4+7+125)

8.2 Characteristics

8.2.1 6800-Series MPU Parallel Interface Timing Characteristics

($V_{DD}-V_{SS}=2.4$ to $3.5V$, $T_{Op}=-40$ to $85^{\circ}C$)

Symbol	Parameter	Min	Max	Unit
t_{cycle}	Clock cycle time	300	--	ns
t_{AS}	Address Setup Time	0	--	ns
t_{AH}	Address Hold Time	0	--	ns
t_{DSW}	Write Data Setup Time	40	--	ns
t_{DHW}	Write Data Hold Time	15	--	ns
t_{DHR}	Read Data Hold Time	20	--	ns
t_{OH}	Output Disable Time	--	70	ns
t_{ACC}	Access Time	--	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read)	120	--	ns
	Chip Select Low Pulse Width (write)	60	--	ns
PW_{CSH}	Chip Select High Pulse Width (read)	60	--	ns
	Chip Select High Pulse Width (write)	60	--	ns
t_R	Rise time	--	15	ns
t_F	Fall time	--	15	ns




Figure 3: Timing diagram for 6800-series MPU parallel interface

8.2.2 8080-Series MPU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Max	Unit
t_{cycle}	Clock cycle time	300	--	ns
t_{AS}	Address Setup Time	0	--	ns
t_{AH}	Address Hold Time	0	--	ns
t_{DSW}	Write Data Setup Time	40	--	ns
t_{DHW}	Write Data Hold Time	15	--	ns
t_{DHR}	Read Data Hold Time	20	--	ns
t_{OH}	Output Disable Time	--	70	ns
t_{ACC}	Access Time	--	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read)	120	--	ns
	Chip Select Low Pulse Width (write)	60	--	ns
PW_{CSH}	Chip Select High Pulse Width (read)	60	--	ns
	Chip Select High Pulse Width (write)	60	--	ns
t_{R}	Rise time	--	15	ns
t_{F}	Fall time	--	15	ns




Figure4: Timing diagram for 8080-series MPU parallel interface

9. CONTROL AND DISPLAY COMMAND

9.1 Configuration Command Table

(To write commands to command registers, the MCU interface pins are set as: D/C = 0, R/W(WR#) = 0, E(RD#)=1)

D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0 0	15 A[6:0] B[6:0]	0 * *	0 A ₆ B ₆	0 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Column Address	A[6:0] sets the column start address from 0-95, POR=00d. B[6:0] sets the column end address from 0-95 POR=95d.
0 0 0	75 A[5:0] B[5:0]	0 * *	1 * *	1 A ₅ B ₅	1 A ₄ B ₄	0 A ₃ B ₃	1 A ₂ B ₂	0 A ₁ B ₁	1 A ₀ B ₀	Set Row Address	A[5:0] sets the row start address from 0-63, POR=00d. B[5:0] sets the row end address from 0-63, POR=63d.
0 0	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast for Color A (Segment Pins :SA0 – SA95)	Double byte command to select 1 out of 256 contrast steps. Contrast increases as level increases. POR = 80H
0 0	82 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Contrast for Color B (Segment Pins :SB0 – SB95)	Double byte command to select 1 out of 256 contrast steps. Contrast increases as level increases. POR = 80H
0 0	83 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Contrast for Color C (Segment Pins :SC0 – SC95)	Double byte command to select 1 out of 256 contrast steps. Contrast increases as level increases. POR = 80H
0 0	87 A[3:0]	1 *	0 *	0 *	0 *	0 A ₃	1 A ₂	1 A ₁	1 A ₀	Master Current Control	Set A[3:0] from 0000, 0001... to 1111 to adjust the master current attenuation factor from 1/16, 2/16... to 16/16. POR =1111b,for no attenuation.
0 0	A0 A[7:0]	1 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	0 A ₀	Set Re-map & Data Format	A[0]=0, Horizontal address increment (POR) A[0]=1, Vertical address increment A[1]=0, Column address 0 is mapped to SEG0 (POR) A[1]=1, Column address 95 is mapped to SEG0 A[4]=0, Scan from COM 0 to COM [N –1] A[4]=1, Scan from COM [N-1] to COM0. Where N is the Multiplex ratio. A[5]=0, Disable COM Split Odd Even (POR) A[5]=1, Enable COM Split Odd Even A[7:6]=00; 256 color format =01; 65k color format(POR)
0 0	A1 A[5:0]	1 *	0 *	1 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Display Start Line	Set display RAM display start line register from 0-63. Display start line register is reset to 00H after POR.
0 0	A2 A[5:0]	1 *	0 *	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Display Offset	Set vertical scroll by COM from 0-63. The value is reset to 00H after POR.
0	A4~A7	1	0	1	0	0	1	X ₁	X ₀	Set Display Mode	A4h=Normal Display (POR) A5h=Entire Display On, all pixels turn on at GS level 63 A6h=Entire Display Off, all pixels turn off A7h=Inverse Display
0 0	A8 A[5:0]	1 *	0 *	1 A ₅	0 A ₄	1 A ₃	0 A ₂	0 A ₁	0 A ₀	Set Multiplex Ratio	The next command determines multiplex ratio N from 16MUX-64MUX, POR=63d (64MUX) A[5:0]=0-14d (invalid entry)
0 0	AD A[7:0]	1 1	0 0	1 0	0 0	1 1	1 A ₂	0 A ₁	1 A ₀	Set Master Configuration	A[0]=0, Select external VCC supply at Display ON A[0]=1, Select internal booster at Display ON (POR) A[1]=0, Select external VCOMH voltage supply at Display ON A[1]=1, Select internal VCOMH regulator at Display ON (POR) A[2]=0, Select External VP voltage supply A[2]=1, Select Internal VP (POR)
0	AE~AF	1	0	1	0	X ₃	1	1	1	Set Display On/Off	A Eh=Display off (POR) A Fh=Display on

0	B0	1	0	1	1	0	0	0	0	Set Power Save	A[7:0]=00 (POR)
0	A[7:0]	0	0	0	A ₄	0	0	A ₁	0		A[7:0]=12, power saving mode
0	B1	1	0	1	1	0	0	0	1	Phase 1 and 2 period adjustment	A[3:0] Phase 1 period in 1~16 DCLK clocks [POR=4h]
0	A[7:0]	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:4] Phase 2 period in 1~16 DCLK clocks [POR=7h]
0	B3	1	0	1	1	0	0	1	1	Display Clock Divider/Oscillator Frequency	A[3:0] [DIVIDER, POR=0]
0	A[7:0]	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		DCLK is generated from CLK divided by DIVIDER +1 (i.e., 1 to 16)
											A[7:4] Fosc frequency
											Frequency increases as level increases
0	B8	1	0	1	1	1	0	0	0	Set Gray Scale Table	The next 32 bytes of command set the current drive pulse width of gray scale level GS1, GS3, GS5 ...GS63 as below:
0	A[7:0]--PW1	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]=PW1, POR=1, it equals 1 DCLK clock
0	B[7:0]--PW3	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		B[7:0]=PW3, POR=5, it equals 3 DCLK clocks
0	C[7:0]--PW5	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		C[7:0]=PW5, POR= 9
0	:										:
0	:										:
0	:										:
0	AE[7:0]--PW61	AE ₇	AE ₆	AE ₅	AE ₄	AE ₃	AE ₂	AE ₁	AE ₀		AE[7:0]=PW61, POR=121
0	AF[7:0]--PW63	AF ₇	AF ₆	AF ₅	AF ₄	AF ₃	AF ₂	AF ₁	AF ₀		AF[7:0]=PW63, POR=125, it equals 125 DCLK clocks
											Note: GS0 has no pre-charge and current drive stages. For GS2 GS4...GS62, they are derived by driver itself with:
											$PW_n = (PW_{n-1} + PW_{n+1})/2$
											Max pulse width is 125
0	B9	1	0	1	1	1	0	0	1	Enable Linear Gray Scale Table	Enable build-in linear gray scale table (POR=Enable)
											PW1=1,PW2=3,PW3=5
											...
											PW61=121,PW62=123,PW63=125
0	BB ~ BD	1	0	1	1	1	X ₂	X ₁	X ₀	VPA, VPB, VPC level	011b for Color A, 100b for Color B, 101b for Color C
0	A[7:0]	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	setting for Color A,B,C	A[7:0] 00000000 0.43*Vref
											00111111 0.83*Vref
											01111111 1.0*Vref
											1xxxxxxx connects to VCOMH (POR)
0	BE	1	0	1	1	1	1	1	0	Set VCOMH	A[6:0] 0000000 0.43*Vref
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		0111111 0.83*Vref (POR)
											1111111 1.0*Vref
0	E3	1	1	1	0	0	0	1	1	NOP	Command for No Operation

Table 6: Configuration Command

9.2 Graphic Acceleration Command Set Table

(To write commands to command registers, the MCU interface pins are set as: D/C = 0, R/W(WR#)=0, E(RD#)=1)

D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	21	0	0	1	0	0	0	0	1	Draw Line	A[6:0] : Column Address of Start
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[6:0] : Column Address of End
0	C[6:0]	*	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[5:0] : Row Address of End
0	D[5:0]	*	*	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		E[5:1] : Color C of the line
0	E[5:1]	*	*	E ₅	E ₄	E ₃	E ₂	E ₁	*		F[5:0] : Color B of the line
0	F[5:0]	*	*	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		G[5:1] : Color A of the line
0	G[5:1]	*	*	G ₅	G ₄	G ₃	G ₂	G ₁	*		
0	22	0	0	1	0	0	0	1	0	Drawing Rectangle	A[6:0] : Column Address of Start
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[6:0] : Column Address of End
0	C[6:0]	*	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[5:0] : Row Address of End
0	D[5:0]	*	*	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		E[5:1] : Color C of the line
0	E[5:1]	*	*	E ₅	E ₄	E ₃	E ₂	E ₁	*		F[5:0] : Color B of the line
0	F[5:0]	*	*	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		G[5:1] : Color A of the line
0	G[5:1]	*	*	G ₅	G ₄	G ₃	G ₂	G ₁	*		H[5:1] : Color C of the fill area
0	H[5:1]	*	*	H ₅	H ₄	H ₃	H ₂	H ₁	*		I[5:0] : Color B of the fill area
0	I[5:0]	*	*	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀		J[5:1] : Color A of the fill area
0	J[5:1]	*	*	J ₅	J ₄	J ₃	J ₂	J ₁	*		
0	23	0	0	1	0	0	0	1	1	Copy	A[6:0] : Column Address of Start
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[6:0] : Column Address of End
0	C[6:0]	*	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[5:0] : Row Address of End
0	D[5:0]	*	*	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		E[6:0] : Column Address of New Start
0	E[6:0]	*	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		F[5:0] : Row Address of New Start
0	F[5:0]	*	*	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
0	24	0	0	1	0	0	1	0	0	Dim Window	A[6:0] : Column Address of Start
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[6:0] : Column Address of End
0	C[6:0]	*	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[5:0] : Row Address of End
0	D[5:0]	*	*	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		The effect of dim window: GS15~GS0 no change GS19~GS16 become GS4 GS23~GS20 become GS5 ... GS63~GS60 become GS15
0	25	0	0	1	0	0	1	0	1	Clear Window	A[6:0] : Column Address of Start
0	A[6:0]	*	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[6:0] : Column Address of End
0	C[6:0]	*	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[5:0] : Row Address of End
0	D[5:0]	*	*	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Fill Enable / Disable	A0 0 : Disable Fill for Draw Rectangle Command (POR)
0	26	0	0	1	0	0	1	1	0		A3:1 000 : Reserved values
0	A[4:0]	*	*	*	A ₄	0	0	0	A ₀		A4 0 : Disable reverse copy (POR)
											1 : Enable reverse during copy command.

Table 7: Graphic Acceleration Command Set Table

9.3 Read Command Table

(D/C=0, R/W (WR#)=1, E (RD#)=1 for 6800 or E (RD#)=0 for 8080)

Bit Pattern	Command	Description
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	Status Register Read *	D ₇ : "1" for Command lock D ₆ : "1" for display OFF / "0" for display ON D ₅ : Reserve D ₄ : Reserve D ₃ : Reserve D ₂ : Reserve D ₁ : Reserve D ₀ : Reserve

Table 8: Read Command Table

Note:

1.Remark "*" stands for "Don't Care"

2.Patterns other than that given in Command Table are prohibited to enter to the chip as a command; otherwise, unexpected result will occur.

10. REFERENCE APPLICATION CIRCUIT




Figure 5: Reference Application Circuit (using internal DC/DC voltage converter)

Notes:

- MPU interface: 8-bit 6800-series/8080-series parallel interface. It is pin selectable by BS1 and BS2.

	6800-series parallel interface	8080-series parallel interface
BS1	0	1
BS2	1	1

- L1, D1, Q1 and C4 should be grouped closed together on PCB layout
- R2, R3, C5 and C6 should be grouped closed together on PCB layout
- The VCC output voltage level is adjusted by R2 and R3, the formula is:

$$VCC = 1.2 \times (R2+R3)/R3$$
The value of (R2+R3) should be between 500k to 1M ohm.

Below table is the component list for the application circuit.

Item	Description
SSD1332	OLED Driver IC (<i>Solomon</i>)
Q1	MOSFET – N-FET with low $R_{DS(on)}$ and low V_{th} voltage, eg, MGSF1N02Lt1 (<i>On Semi</i>)
L1	Inductor – 22 μ H, 2A
D1	Schottky diode – 2A, 25V, eg, 1N5822
Ref	Resistor – 1%, 1/2W (see remark)
R1	Resistor – 1.2 Ω , 1%, 1/2W
R2, R3	Resistor – 1%, 1/10W
C1	Capacitor – 1 μ F~2.2 μ F, 16V
C2	Tantalum Capacitor – 1 μ F~2.2 μ F, 16V
C3	Capacitor – 0.1 ~ 1 μ F, 16V
C4	Capacitor – 1 ~ 10 μ F, 16V
C5	Capacitor – 1 μ F, 16V
C6	Capacitor – 10nF, 16V
C7	Capacitor – 15nF, 16V
C8	Capacitor – 22 μ F, 25V, Low ESR
C9	Capacitor – 1 μ F, 16V

Table 9: Component list for the internal DC-DC voltage converter application




Figure 6: Reference Application Circuit (using external DC/DC voltage converter)

Notes:

- MPU interface: 8-bit 6800-series/8080-series parallel interface. It is pin selectable by BS1 and BS2.

	6800-series parallel interface	8080-series parallel interface
BS1	0	1
BS2	1	1

- U1: LT1615 DC/DC Converter
- LT1615CE can be connected to MCU or VDD for alternative solution.
- $VCC = 1.23 \times (R1 + R2)/R2$

Below table is the component list for the application circuit.

Item	Description
SSD1332	OLED Driver IC (<i>Solomon</i>)
U1	DC/DC Converter – LT1615 Step-up(<i>Linear</i>)
L1	Inductor – 10 μ H, 2A
D1	Schottky Diode – 20V, 1A, eg. MBR5120T3
R1	Resistor – 1M Ω , 1%, 1/4W
R2	Resistor – 150k Ω , 1%, 1/4W
Ref	Resistor – 910k Ω , 1% (see remark)
C1,C6	Capacitor – 4.7 μ F, 6.3V, Low ESR
C2,C3	Capacitor – 4.7 μ F, 16V, Low ESR
C4	Capacitor – 0.1 μ F, 16V, Low ESR
C5	Tantalum Capacitor – 1 μ F ~2.2 μ F, 16V, Low ESR

Table 10: Component list for the external DC-DC voltage converter application circuit

Remark:


Ref = (Voltage at IREF pin – VSS)/I_{REF}; Voltage at I_{REF} pin = VCC - VDD

For example, VDD = 3.0V, VCC = 12V, I_{REF} = 10 μ A

Ref = (12-3)/10⁻⁶ = about 910k Ω

11. QUALITY SPECIFICATIONS

11.1 Quality guaranty of Zone



Zone A: Active Area

Zone B: Viewing Area

Zone C: Appearance or other module organization of Zone B


11.2 Inspection Condition

Temperature: $20 \pm 15^{\circ}\text{C}$

Humidity: $60 \pm 20\% \text{RH}$

Pressure: 860~1060hPa

Functional and Appearance tests shall be performed when the module is turned ON and OFF respectively, allowing a distance of 30cm or more. The viewing angle for a visual check shall not exceed 45 degrees from the vertical in each direction: forward, backward, right and left (See the sketch below). A sample shall be subject to visual observations under the fluorescent lamp of 40watts.



11.3 AQL

Major 0.65; Minor 1.0

*Major defect

A major defect refers to the defect, which is considered to substantial degradation to the usability for product application.


*Minor defect




A minor defect refers to the defect, which is not considered to be substantial degradation for product application, or the defect, which deviate from the existing standards, and it is almost unrelated to the effective use of the product or its operation.

11.4 Electrical Characteristics

No	Item	Criterion	AQL
1	Non operational	No-Go	Major
2	Luminance	According to specification	Major
3	CIE coordinates	According to specification	Major
4	Contrast irregularity	Non detectable by the eye	Major
5	Power consumption	According to specification	Major

11.5 Appearance Defect

No	Item	Criterion	AQL												
1	Outer dimensions	According to drawing	Minor												
2	Black spots, foreign matter, white spots and scratches	1. <table> <tr> <th>Average diameter(mm) : D</th> <th>Number of pieces permitted</th> </tr> <tr> <td>D < 0.1</td> <td>Ignore</td> </tr> <tr> <td>0.1 < D < 0.2</td> <td>5</td> </tr> <tr> <td>0.2 < D < 0.3</td> <td>2</td> </tr> <tr> <td>0.3 < D</td> <td>0</td> </tr> <tr> <td>beyond A.A.</td> <td>Ignore</td> </tr> </table> Number of total pieces is set to within 5 pieces Set as : average diameter D=(long diameter + short diameter)/2	Average diameter(mm) : D	Number of pieces permitted	D < 0.1	Ignore	0.1 < D < 0.2	5	0.2 < D < 0.3	2	0.3 < D	0	beyond A.A.	Ignore	Minor
Average diameter(mm) : D		Number of pieces permitted													
D < 0.1		Ignore													
0.1 < D < 0.2	5														
0.2 < D < 0.3	2														
0.3 < D	0														
beyond A.A.	Ignore														
2. <table> <tr> <th>Width(mm) W</th> <th>Length(mm) L</th> <th>Number of pieces permitted</th> </tr> <tr> <td>W < 0.03</td> <td>Ignore</td> <td>Ignore</td> </tr> <tr> <td>0.03 < W < 0.08</td> <td>L < 3</td> <td>6</td> </tr> <tr> <td>0.08 < W</td> <td>-----</td> <td>None</td> </tr> <tr> <td>beyond A.A.</td> <td>-----</td> <td>Ignore</td> </tr> </table>	Width(mm) W	Length(mm) L	Number of pieces permitted	W < 0.03	Ignore	Ignore	0.03 < W < 0.08	L < 3	6	0.08 < W	-----	None	beyond A.A.	-----	Ignore
Width(mm) W	Length(mm) L	Number of pieces permitted													
W < 0.03	Ignore	Ignore													
0.03 < W < 0.08	L < 3	6													
0.08 < W	-----	None													
beyond A.A.	-----	Ignore													
3	Cracks	1. General crack (unit : mm)  a=NC, b ≤ 1, c=NC It is not permitted to break runner	Minor												

		2. Corner crack (unit : mm)  (1) Pad $a \leq 1, b \leq 1, c = \text{NC}$ (2) Except for pad $a \leq 1.5, b \leq 1.5, c = \text{NC}$ No conductive wire exposure is permitted	Minor
		3. Pin crack  $a = \text{NC}, b \leq 0.5$	Minor
		4. Future crack  Any possible future crack is not permitted	Minor
	4 Pattern check (turn on)	Display normally	Major

5	Polarizer	1. Bubble <table><tr><th>Average diameter (mm) : D</th><th>Number of pieces permitted</th></tr><tr><td>D < 0.2</td><td>Ignore</td></tr><tr><td>0.2 < D < 0.5</td><td>2</td></tr><tr><td>0.5 < D</td><td>0</td></tr><tr><td>beyond A.A.</td><td>Ignore</td></tr></table> 2. Scratch <table><tr><th>Average diameter (mm) : D</th><th>Number of pieces permitted</th></tr><tr><td>D < 0.2</td><td>Ignore</td></tr><tr><td>0.2 < D < 0.3</td><td>2</td></tr><tr><td>0.3 < D</td><td>0</td></tr><tr><td>beyond A.A.</td><td>Ignore</td></tr></table> <table><tr><th>Width(mm) W</th><th>Length(mm) L</th><th>Number of pieces permitted</th></tr><tr><td>W < 0.03</td><td>-----</td><td>Ignore</td></tr><tr><td>0.03 < W < 0.08</td><td>L < 4</td><td>4</td></tr><tr><td>beyond A.A.</td><td>-----</td><td>Ignore</td></tr></table>	Average diameter (mm) : D	Number of pieces permitted	D < 0.2	Ignore	0.2 < D < 0.5	2	0.5 < D	0	beyond A.A.	Ignore	Average diameter (mm) : D	Number of pieces permitted	D < 0.2	Ignore	0.2 < D < 0.3	2	0.3 < D	0	beyond A.A.	Ignore	Width(mm) W	Length(mm) L	Number of pieces permitted	W < 0.03	-----	Ignore	0.03 < W < 0.08	L < 4	4	beyond A.A.	-----	Ignore	Minor
Average diameter (mm) : D	Number of pieces permitted																																		
D < 0.2	Ignore																																		
0.2 < D < 0.5	2																																		
0.5 < D	0																																		
beyond A.A.	Ignore																																		
Average diameter (mm) : D	Number of pieces permitted																																		
D < 0.2	Ignore																																		
0.2 < D < 0.3	2																																		
0.3 < D	0																																		
beyond A.A.	Ignore																																		
Width(mm) W	Length(mm) L	Number of pieces permitted																																	
W < 0.03	-----	Ignore																																	
0.03 < W < 0.08	L < 4	4																																	
beyond A.A.	-----	Ignore																																	

11.5 Reliability test condition

Operating life time (30% ON, 50cd/ m²): Longer than 10,000 hours
Reliability characteristics shall meet following requirements

No.	ITEM	CONDITION	TEST TIME	Notes
1	High Humidity Storage	60°C,90%RH	120 Hrs	5
2	High Humidity Operation	50°C,90%RH	96 Hrs	
3	High Temperature Storage	60°C	120 Hrs	
4	High Temperature Operation	70°C	70 Hrs	
6	Low Temperature Operation	-20°C	70Hrs	
7	Thermal shock	-40°C(30min) → 25°C(5min) → 85°C(30min) → 25°C(5min) 20 Cycles		5

Note 1: Unless otherwise specified, tests will be not conducted under functioning state.

Note 2: It should be checked at the actual driving condition under the high temperature.

Note 3: No dew condensation to be observed.

Note 4: The function test shall be conducted after 4 hours storage at the normal temperature and humidity after removed from the test chamber.

Note 5: The function test is OK.

Note 6: No addition to the defect.

Luminance: >50% of initial value.



LITE ARRAY
Confidential

Lite Array reserves the right to make changes without further notice to any products described herein. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose, nor does Lite Array assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array does not convey any license under its patent rights nor the rights of others. Lite Array products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Lite Array product could create a situation where personal injury or death may occur. Should Buyer purchase or use Lite Array products for any such unintended or unauthorized application, Buyer shall indemnify and hold Lite Array and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Lite Array was negligent regarding the design or manufacture of the part. The purchase of a Lite Array product by a buyer shall, for such product, be deemed an acceptance by the buyer of the terms set forth above.