



PSoC® Creator™

Project Datasheet for CyCubeTouch-Slave

Creation Time: 02/08/2021 20:35:10

User: DESKTOP-QEEDI84\holge

Project: CyCubeTouch-Slave

Tool: PSoC Creator 4.4

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone (USA): 800.858.1810
Phone (Intl): 408.943.2600
<http://www.cypress.com>

Copyright

Copyright © 2021 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

Table of Contents

1 Overview.....	1
2 Pins.....	3
2.1 Hardware Pins.....	4
2.2 Hardware Ports.....	5
2.3 Software Pins.....	6
3 System Settings.....	7
3.1 System Configuration.....	7
3.2 System Debug Settings.....	7
3.3 System Operating Conditions.....	7
4 Clocks.....	8
4.1 System Clocks.....	9
4.2 Local and Design Wide Clocks.....	9
5 Interrupts.....	11
5.1 Interrupts.....	11
6 Flash Memory.....	12
7 Design Contents.....	13
7.1 Schematic Sheet: Main.....	13
8 Components.....	14
8.1 Component type: CapSense_P4 [v7.0].....	14
8.1.1 Instance CapSense.....	14
8.2 Component type: SCB_P4 [v4.0].....	24
8.2.1 Instance EZI2C.....	24
9 Other Resources.....	40

1 Overview

CY8C4000S1 family is one of the smallest members of the PSoC 4 family of devices and is upward compatible with larger members of PSoC 4.

- High-performance, 32-bit single cycle Cortex-M0 CPU core
- Capacitive touch sensing (CapSense®)
- Configurable Timer/Counter/PWM block
- Two current sourcing/sinking DACs (IDACs)
- Comparator with 1.2 V reference
- Configurable I2C block with master, slave, and multi-master operating modes
- Low-power operating modes including Sleep and Deep-Sleep

Figure 1 shows the major components of a typical PSoC 4000S series member PSoC 4 device. For details on all the systems listed above, please refer to the [PSoC 4 Technical Reference Manual](#).

Figure 1. PSoC 4000S Device Series Block Diagram




Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4025AXI-S412
Package Name	32-TQFP
Family	PSoC 4
Series	PSoC 4000S
Max CPU speed (MHz)	24
Flash size (kB)	32
SRAM size (kB)	4
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 105

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the [System Clocks](#) section below.

Table 2 lists the device resources that this design uses:


Table 2. Device Resources

Resource Type	Used	Free	Max	% Used
Interrupts	2	14	16	12.50 %
IO	14	13	27	51.85 %
Segment LCD	0	1	1	0.00 %
CapSense	1	0	1	100.00 %
Serial Communication (SCB)	1	1	2	50.00 %
Timer/Counter/PWM	0	5	5	0.00 %
Smart IO Ports	0	2	2	0.00 %
Comparator	1	0	1	100.00 %
LP Comparator	0	2	2	0.00 %
DAC				
7-bit IDAC	2	0	2	100.00 %

2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout



2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode
1	P1[7]	\CapSense:Sns[0]\	Analog	HiZ analog
2	P2[0]	GPIO [unused]		
3	P2[1]	GPIO [unused]		
4	P2[2]	GPIO [unused]		
5	P2[3]	\CapSense:Sns[5]\	Analog	HiZ analog
6	P2[5]	\CapSense:Sns[6]\	Analog	HiZ analog
7	P2[6]	\CapSense:Sns[7]\	Analog	HiZ analog
8	P2[7]	GPIO [unused]		
9	P3[0]	GPIO [unused]		
10	P3[1]	\CapSense:Sns[4]\	Analog	HiZ analog
11	P3[2]	Debug:SWD_IO	Reserved	
12	P3[3]	Debug:SWD_CK	Reserved	
13	P4[0]	\EZI2C:scl\	Dgtl In	OD, DL
14	P4[1]	\EZI2C:sda\	Dgtl In	OD, DL
15	P4[2]	\CapSense:Cmod\	Analog	HiZ analog
16	P4[3]	GPIO [unused]		
17	P0[0]	GPIO [unused]		
18	P0[1]	GPIO [unused]		
19	P0[2]	\CapSense:Sns[8]\	Analog	HiZ analog
20	P0[3]	\CapSense:Sns[3]\	Analog	HiZ analog
21	P0[4]	GPIO [unused]		
22	P0[5]	GPIO [unused]		
23	P0[6]	\CapSense:Sns[2]\	Analog	HiZ analog
24	XRES	XRES	Dedicated	
25	VCCD	VCCD	Power	
26	VSSD	VSSD	Power	
27	VDD	VDD	Power	
28	VSSA	VSSA	Power	
29	P1[0]	GPIO [unused]		
30	P1[1]	GPIO [unused]		
31	P1[2]	GPIO [unused]		
32	P1[3]	\CapSense:Sns[1]\	Analog	HiZ analog

Abbreviations used in Table 3 have the following meanings:

- HiZ analog = High impedance analog
- Dgtl In = Digital Input
- OD, DL = Open drain, drives low

2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["/n/c"/], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[0]	17	GPIO [unused]		
P0[1]	18	GPIO [unused]		
P0[2]	19	\CapSense:Sns[8]\	Analog	HiZ analog
P0[3]	20	\CapSense:Sns[3]\	Analog	HiZ analog
P0[4]	21	GPIO [unused]		
P0[5]	22	GPIO [unused]		
P0[6]	23	\CapSense:Sns[2]\	Analog	HiZ analog
P1[0]	29	GPIO [unused]		
P1[1]	30	GPIO [unused]		
P1[2]	31	GPIO [unused]		
P1[3]	32	\CapSense:Sns[1]\	Analog	HiZ analog
P1[7]	1	\CapSense:Sns[0]\	Analog	HiZ analog
P2[0]	2	GPIO [unused]		
P2[1]	3	GPIO [unused]		
P2[2]	4	GPIO [unused]		
P2[3]	5	\CapSense:Sns[5]\	Analog	HiZ analog
P2[5]	6	\CapSense:Sns[6]\	Analog	HiZ analog
P2[6]	7	\CapSense:Sns[7]\	Analog	HiZ analog
P2[7]	8	GPIO [unused]		
P3[0]	9	GPIO [unused]		
P3[1]	10	\CapSense:Sns[4]\	Analog	HiZ analog
P3[2]	11	Debug:SWD_IO	Reserved	
P3[3]	12	Debug:SWD_CK	Reserved	
P4[0]	13	\EZI2C:scl\	Dgtl In	OD, DL
P4[1]	14	\EZI2C:sda\	Dgtl In	OD, DL
P4[2]	15	\CapSense:Cmod\	Analog	HiZ analog
P4[3]	16	GPIO [unused]		

Abbreviations used in Table 4 have the following meanings:

- HiZ analog = High impedance analog
- Dgtl In = Digital Input
- OD, DL = Open drain, drives low

2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\CapSense:Cmod\	P4[2]	Analog
\CapSense:Sns[0]\	P1[7]	Analog
\CapSense:Sns[1]\	P1[3]	Analog
\CapSense:Sns[2]\	P0[6]	Analog
\CapSense:Sns[3]\	P0[3]	Analog
\CapSense:Sns[4]\	P3[1]	Analog
\CapSense:Sns[5]\	P2[3]	Analog
\CapSense:Sns[6]\	P2[5]	Analog
\CapSense:Sns[7]\	P2[6]	Analog
\CapSense:Sns[8]\	P0[2]	Analog
\EZI2C:scl\	P4[0]	Dgtl In
\EZI2C:sda\	P4[1]	Dgtl In
Debug:SWD_CK	P3[3]	Reserved
Debug:SWD_IO	P3[2]	Reserved
GPIO [unused]	P1[2]	
GPIO [unused]	P4[3]	
GPIO [unused]	P0[5]	
GPIO [unused]	P1[0]	
GPIO [unused]	P1[1]	
GPIO [unused]	P0[4]	
GPIO [unused]	P2[1]	
GPIO [unused]	P2[2]	
GPIO [unused]	P2[7]	
GPIO [unused]	P3[0]	
GPIO [unused]	P0[1]	
GPIO [unused]	P0[0]	
GPIO [unused]	P2[0]	

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the [System Reference Guide](#)
 - CyPins API routines
- Programming Application Interface section in the [cy_pins component datasheet](#)

3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Disallowed
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0400
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD (serial wire debug)
Chip Protection	Open

3.3 System Operating Conditions

Table 8. System Operating Conditions


Name	Value
VDD (V)	3.3
Variable VDDA	True

4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - 24 to 48 MHz Internal Main Oscillator (IMO) $\pm 2\%$ at all frequencies with trim
 - 32 kHz Internal Low Speed Oscillator (ILO)
- External clock (EXTCLK) generated using a signal from an I/O pin
- High-frequency clock (HFCLK) of up to 48 MHz selected from IMO or external clock
- Dedicated prescaler for HFCLK
- Low-frequency clock (LFCLK sourced by ILO
 - Dedicated prescaler for system clock (SYSCLK) of up to 48 MHz sourced by HFCLK
- 24 to 48 MHz Internal Main Oscillator (IMO) $\pm 2\%$

Figure 3. System Clock Configuration



4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
SysClk	NONE	HFCIk	? MHz	24 MHz	±2	True	True
IMO	NONE		24 MHz	24 MHz	±2	True	True
HFCIk	NONE	IMO	24 MHz	24 MHz	±2	True	True
LFCIk	NONE	ILO	? MHz	40 kHz	-50,+100	True	True
Timer_Sel	NONE	ILO	40 kHz	40 kHz	-50,+100	True	True
ILO	NONE		40 kHz	40 kHz	-50,+100	True	True
ExtClk	NONE		16 MHz	? MHz	±0	False	False
Timer (WDT)	NONE	LFCIk	? MHz	? MHz	±0	False	False
WCO	NONE		32.768 kHz	? MHz	±0.015	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
EZI2C_-SCBCLK	FIXED_-FUNCTION	HFCIk	7.82 MHz	8 MHz	±2	True	True
CapSense_-ModClk	FIXED_-FUNCTION	HFCIk	? MHz	94.118 kHz	±2	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the [PSoC 4 Technical Reference Manual](#)
- Clocking chapter in the [System Reference Guide](#)
 - CySysClkImo API routines
 - CySysClkIlo API routines
 - CySysClkWco API routines

- CySysClkWrite API routines

5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
EZI2C_SCB_IRQ	7	7	3
CapSense_ISR	10	10	3

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the [PSoC 4 Technical Reference Manual](#)
- Interrupts chapter in the [System Reference Guide](#)
 - CyInt API routines and related registers
- Datasheet for [cy_isr component](#)

6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x7FFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U - Unprotected
- W - Full Protection

For more information on Flash memory and protection, please refer to:


- Flash Protection chapter in the [PSoC 4 Technical Reference Manual](#)
- Flash and EEPROM chapter in the [System Reference Guide](#)
 - CySysFlash API routines

7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Main

Figure 5. Schematic Sheet: Main



This schematic sheet contains the following component instances:

- Instance [CapSense](#) (type: CapSense_P4_v7_0)
- Instance [EZI2C](#) (type: SCB_P4_v4_0)

8 Components

8.1 Component type: CapSense_P4 [v7.0]

8.1.1 Instance CapSense

Description: (custom component)

Instance type: CapSense_P4 [v7.0]

Datasheet: [online component datasheet for CapSense_P4](#)

Table 13. Component Parameters for CapSense

Parameter Name	Value	Description
Ballistic Enable	false	Enables the Ballistic filter for the component.
BaselineType	IIR	Selects the type of baseline needed for design. IIR (default) - Selects the IIR filter based baseline algorithm. CY (Bucket) Baseline - Selects Cypress' "bucket" method for the baseline algorithm.
BlockOffAfterScanEnable	false	Enable the turning-off block after a scan to save additional power. Disabled (default) - The CSD block will be always turned ON. This allows the other components (IDAC) work along with CapSense component in a project. Enabled - The CSD block will be turned ON only during a scan.
Centroid4PtsEnable	false	Enables the 4-point method of a maxima finding for single dimension sliders.
Csd0IdacGainV2	High (2400 nA/bit)	Selects the IDAC gain setting for CSD sensing on CSD block 0. Applicable only for CSDv2 IP.
Csd0PinAlias	T1_Sns0, T2_Sns0, T3_Sns0, T4_Sns0, T5_Sns0, T6_Sns0, T7_Sns0, T8_Sns0, T9_Sns0	Contains a comma-separated list of the electrode aliases for CSD widgets on CSD block 0. Used by the Sns/Sns0 pins on the component schematic.
Csd0PinCount	9	Contains the total count of the CSD electrodes on CSD block 0. Used by the Sns/Sns0 pins on the component schematic.

Parameter Name	Value	Description
Csd0ShieldEnable	false	<p>A shield electrode is used to reduce the sensor parasitic capacitance, enable water-tolerant CapSense designs, and enhance the detection range for Proximity sensors.</p> <p>When the shield electrode is disabled, all configurable parameters associated with the shield electrode are hidden. Applicable to the first CSD block if CSD2x is enabled.</p>
Csd2xEnable	false	<p>Enabling this parameter allows two sensors to be scanned in two, simultaneously used, CSD hardware blocks.</p> <p>This option is available only on devices supporting two CSD blocks.</p>
CsdAnalogStartupDelayUs	10	<p>Defines delay prior to start of the scan, that is intended to ensure proper initialization of the CSDV2 analog part.</p>
CsdAutoZeroEnable	false	<p>Enables auto-zero prior to fine initialization for the CSD sensing method.</p> <p>Applicable only for CSDv2 IP.</p>
CsdCalibrationError	10	<p>Defines acceptable rawcount range around calibration target in percentage. If target is 85% and calibration error is 10% then the rawcount range is 85% to 95%. The range of valid values is from 1 to 99.</p>
CsdColRowIdacAlignmentEn	true	<p>When enabled, the modulator IDACs for rows and columns are aligned to produce the same sensitivity. Applicable for CSD touchpads and CSD matrix buttons.</p>
CsdCommonSenseClockEnable	false	<p>When selected, all CSD widgets share the same sense clock with the frequency specified in the Sense clock frequency (kHz) parameter.</p> <p>Otherwise, a sense clock frequency can be entered separately for each CSD widget in the Widget Details tab.</p>
CsdDedicatedIdacCompEnable	true	<p>Selects the compensation IDAC implementation method when using CSDv2.</p> <p>Enabled (default) - Use IDACB as the compensation IDAC</p> <p>Disabled - Use LEG2 of IDACA as compensation IDAC</p> <p>Applicable only for CSDv2 IP.</p>

Parameter Name	Value	Description
CsdDualIdacLevel	50	Represents the percentage of contribution by the compensation IDAC when using the Dual IDAC sensing.
CsdFineInitCycles	10	Sets a fine-init time period
CsdIdacAutoCalibrateEnable	true	When enabled, the values of IDACs of CSD widgets are automatically set by the component. It is recommended to select Enable IDAC auto-calibration for robust operation. SmartSense Auto-tuning can be enabled only when Enable IDAC auto-calibration is selected.
CsdIdacAutoGainEnable	true	IDAC calibration algorithm finds the optimal IDAC gain when enabled. When disabled the IDAC gain is fixed and defined by CsdIdacGainIndexDefault parameter.
CsdIdacCompEnable	true	The compensation IDAC is used to compensate for the sensor parasitic capacitance to improve the performance. Enabling the compensation IDAC is recommended unless one IDAC is required for other purpose use in the project.
CsdIdacConfig	IDAC Sourcing	Selects the sensing Config needed in CSD mode. IDAC Sourcing (default) - Select IDAC sourcing sensing configuration (-ve charge transfer) IDAC Sinking - Select the IDAC sinking sensing configuration (+ve charge transfer).

Parameter Name	Value	Description
CsdIdacGainIndexDefault	-1	<p>Defines IDAC gain when IDAC auto-calibration or SmartSense enabled. When set to -1 (default), the gain is chosen as follow:</p> <ul style="list-style-type: none"> - third generation CapSense: Index = 0 (1200nA/lsb), - forth generation CapSense: Index = 4 (2400nA/lsb), - forth generation (rev2) CapSense: Index = 5 (2400nA/lsb). <p>You can specify IDAC gain index defined by table CapSense_idacGainTable[].</p> <p>When CsdIdacAutoGainEnable parameter is false the current parameter defines used IDAC gain.</p> <p>When CsdIdacAutoGainEnable parameter is true the current parameter defines the upper IDAC gain and auto-calibration may decrease the gain for better performance.</p>
CsdIdacMin	-1	<p>Defines the minimum IDAC at which IDAC gain is switched to the lower IDAC range by IDAC auto-calibration algorithm.</p> <p>When set to -1 CsdIdacMin is defined as follow:</p> <ul style="list-style-type: none"> - Compensation IDAC is disabled: $CsdIdacMin = RoundUp(CsdRowCount - CalibrationLevel / CsdCalibrationError + 1)$ - Compensation IDAC is enabled: $CsdIdacMin = RoundUp((CsdRowCount - CalibrationLevel + 100\%) / CsdCalibrationError + 1)$ <p>The range of valid values: -1 or from 1 to maximum IDAC.</p>

Parameter Name	Value	Description
CsdInactiveSensorConnection	Ground	<p>Selects the state of the sensor when not being scanned.</p> <ul style="list-style-type: none"> - Ground (default) - All inactive sensors are connected to Ground. - High-Z - All inactive sensors are floating (not connected to GND or Shield). - Shield - All inactive sensors are connected to Shield. <p>The Shield option is available only if an Enable shield electrode check-box is set. Ground is the recommended option for this parameter when the water tolerance is not required for the design. Selects Shield when the design needs water tolerance or sensor parasitic capacitance reduction in a design.</p>
CsdMFSDividerOffsetF1	1	
CsdMFSDividerOffsetF2	2	
CsdModClockFreq	24000	<p>Selects the modulator clock frequency used for the CSD sensing method.</p> <p>Enters any value between the min and max limits, based on the availability of the clock divider.</p> <p>The higher modulator clock frequency reduces sensor scan time.</p> <p>Therefore, results in lower power and reduces the noise in the raw counts, so recommended to use the highest possible frequency.</p>
CsdNoiseMetricEnable	false	<p>Enables noise metric evaluation for CSD scan.</p> <p>Applicable only for CSDv2 IP.</p>
CsdPrescanSettlingTime	5	<p>Represents the settling time delay (in uS) prior to scan is started.</p>
CsdRawCountCalibrationLevel	85	<p>Represents the rawcount calibration level (percentage) to be used when auto-calibration of CSD widgets is enabled.</p>

Parameter Name	Value	Description
CsdSenseClockSource	Auto	<p>The sense clock is used to sample the input sensor.</p> <p>The Spread Spectrum Clock (SSC) provides a dithering clock source with a center frequency equal to the frequency set in the sense clock frequency parameter.</p> <p>The PRS clock source spreads the clock using pseudo-random sequencer.</p> <p>Direct source disables both SSC and PRS sources and uses a fixed-frequency clock.</p>
CsdSensingMethod	Legacy	
CsdSnsClockConstantR	1000	Represents a series resistance value to be considered while deciding on the widget/sensor clock value when auto-tuning is enabled.
CsdTuningMode	SmartSense (Full Auto-Tune)	<p>Select the tuning mode for CSD widgets. Three options are available:</p> <p>SmartSense (Full Auto-Tune) - This is the quickest way to tune a design. Mostly all widget parameters are automatically tuned by the component.</p> <p>SmartSense (Hardware parameters only) - Hardware parameters are automatically set by the component, all threshold parameters can be manually set by the user</p> <p>Manual - SmartSense auto-tuning is disabled, all widget parameters must be manually tuned.</p> <p>This setting is applicable only to CSD widgets (CSX widgets always use Manual tuning).</p>
CsdV2AnalogWakeupDelayUs	0	Defines delay in the CapSense_Wakeup() API that is intended to ensure proper initialization of the CSDV2 analog part.

Parameter Name	Value	Description
CsdVrefV2	-1	<p>The reference voltage used for CSDv2 operation, in Volts. The range of valid values is from 1.2V to VDDA - 0.6V, where VDDA is the input voltage of the VDDA pin as set in the Design-Wide Resources (*.cydwr) System editor.</p> <p>When set to -1 (default), the reference voltage value (VREF) depends on VDDA:</p> <p>VDDA < 2.6V: VREF = 1.2V 2.6V <= VDDA < 3.2V: VREF = 1.4769V 3.2V <= VDDA < 4.7V: VREF = 2.0211V VDDA >= 4.7V: VREF = 2.7429V</p> <p>The macro generated by the API customizer reflects the VREFGEN gain register value. Applicable only for CSDv2 IP.</p>
CustomDataStructSize	0	<p>0 - indicates no custom parameters are added to "CapSense_dsRam" data structure.</p> <p>Non-zero value adds uint8 array (with size specified by value of this parameter) to global parameters of "CapSense_dsRam" data structure.</p>
Gesture Enable	false	Defines if the gestures are enabled on the Gestures tab.
Gesture Global Enable	false	Enables the Gesture library for the component.
ImoFreqOffsetF1	20	<p>Sets the trim offset to define the IMO frequency for the first channel. Valid range [0..63] LSB of this parameter shifts the IMO frequency by 0.25%.</p> <p>The first-channel frequency will be reduced by $(0.25 * \text{ImoFreqOffsetF1})$ percent in relative to the zero-channel frequency in case if the value of the ImoFreqOffsetF1 is greater than or equal to the zero-channel trim (CapSense_immunity[0u]).</p> <p>Otherwise the first-channel frequency will be increased by $(0.25 * \text{ImoFreqOffsetF1})$ percent in relative to the zero-channel frequency.</p>

Parameter Name	Value	Description
ImoFreqOffsetF2	20	<p>Sets the trim offset to define the IMO frequency for the second channel. Valid range [0..63] LSB of this parameter shifts the IMO frequency by 0.25%.</p> <p>The second-channel frequency will be increased by $(0.25 * (\text{ImoFreqOffsetF1} + \text{ImoFreqOffsetF2}))$ percent in relative to the zero-channel frequency in case if the value of the ImoFreqOffsetF1 is greater than zero-channel trim (CapSense_immunity[0u]).</p> <p>The second-channel frequency will be decreased by $(0.25 * (\text{ImoFreqOffsetF1} + \text{ImoFreqOffsetF2}))$ percent in relative to the zero-channel frequency in case if the value of the (255 - ImoFreqOffsetF2) is less than zero-channel trim (CapSense_immunity[0u]).</p> <p>Otherwise the second-channel frequency will be increased by $(0.25 * \text{ImoFreqOffsetF2})$ percent in relative to the zero-channel frequency.</p>
LowBaselineResetSize	8 bits	Represents a low baseline reset size for sensors.
MultiFreqScanEnable	false	Indicates whether multi-frequency scanning is enabled.
MultiFreqScanMethod	Change IMO	
NumCentroids	1 (Legacy)	<p>Selects a number of centroid supported on sliders. The available options are 1, 2 or 3. The default is 1 (Legacy). Applicable only to Radial and Linear slider widgets. Not supported on diplexed sliders.</p>
OffDebounceEnable	false	Indicates whether the debounce for ON to OFF transition is enabled.
PosIirFilterCoeff	128	The centroid Position IIR filter coefficient for sliders and touchpads. The range of valid values is 1-255.

Parameter Name	Value	Description
ProxAverageFilterEnable	false	The finite impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to proximity widgets.
ProxCustomFilterEnable	false	Enables the custom filter. Applicable only to proximity widgets.
ProxIIRFilterBaselineN	1	Baseline IIR filter coefficient selection for sensors in proximity widgets. The range of valid values is 1-255.
ProxIIRFilterBaselineType	Performance	Applicable only to proximity widgets.
ProxIIRFilterEnable	false	Enables the infinite-impulse response filter with a step response similar to an RC low-pass filter thereby passing the low frequency signals (finger touch responses). Applicable only to proximity widgets.
ProxMedianFilterEnable	false	Enables a non-linear filter that takes three of most recent samples and computes the median value. This filter eliminates spikes noise typically caused by motors and switching power supplies. Applicable only to proximity widgets.
RadialSliderPosIIRResetThr	35	Configures reset threshold of position IIR filter for Radial slider widget. When difference between between input position and filter history is bigger than the threshold then the filter history is reset with input position. Valid range [25..50] in terms of maximum position percentage.
RegularAverageFilterEnable	false	The finite-impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to regular (non-proximity) widgets.

Parameter Name	Value	Description
RegularCustomFilterEnable	false	Enables the custom filter. Applicable only to regular (non-proximity) widgets.
RegularIIRFilterBaselineN	1	Baseline IIR filter coefficient selection for sensors in non-proximity widgets. The range of valid values is 1-255.
RegularIIRFilterBaselineType	Performance	
RegularIIRFilterEnable	false	Enables the infinite-impulse response filter with a step response similar to an RC low-pass filter thereby passing low frequency signals (finger touch responses). Applicable only to regular (non-proximity) widgets.
RegularMedianFilterEnable	false	Enables a non-linear filter that takes three of most recent samples and computes the median value. This filter eliminates spikes noise typically caused by motors and switching power supplies. Applicable only to regular (non-proximity) widgets.
SecondFinger5x5FilterEnable	false	Enables position filtering of the second touch. Applicable only to CSD touchpad widgets with 5x5 centroid and two finger detection enabled.
SelfTestEnable	false	The BIST/Class-B library supports the following: the sensor short test, test baseline and raw count limits, CRC for widget-specific register map data, measuring external cap (Cmod, Csh_tank, CintA and CintB) and sensor's and shield's cap values and test baseline data consistency. Additionally, measuring of VDDA and two internal reference caps are supported for CSDv2.

Parameter Name	Value	Description
SensorAutoResetEnable	false	When enabled, the baseline is always updated and when disabled, the baseline is updated only when the difference between the baseline and raw count is less than the noise threshold. The sensor auto-reset prevents the sensor from permanently turning on when the raw count accidentally rises because of a large power-supply voltage fluctuation or due to other spurious conditions.
SliderMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier calculation for linear slider widget
ThresholdSize	16 bits	Selects a data size for widgets in the component. This applies to Finger Threshold (all widgets) and Proximity Touch Threshold (proximity widgets). In SmartSense (Full Auto-tune) mode, parameter value is ignored and threshold register size is always 16-bit.
Timestamp Interval	1	Defines the increment value for the timestamp register.
TouchpadMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier calculation for touchpad widget (is not applicable for CSD 5x5 touchpad)
TouchProxThresholdCoeff	300	Sets coefficient to define touch threshold for proximity sensors
TunerWidgetData		
Two-finger Settling time (ms)	3	This parameter defines a delay threshold that must be met before two finger gestures are computed. This parameter helps to avoid instances where a two-finger gesture is reported when two fingers are placed on the panel one after the other.
User Comments		Instance-specific comments.
WidgetBaselineCoeffEnable	false	Enables setting of baseline coefficient separately for each widget.

8.2 Component type: SCB_P4 [v4.0]

8.2.1 Instance EZI2C

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]

Datasheet: [online component datasheet for SCB_P4](#)

Table 14. Component Parameters for EZI2C

Parameter Name	Value	Description
EzI2cByteModeEnable	false	<p>When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element.</p> <p>The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.</p> <p>The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.</p> <p>Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
EzI2cClockFromTerm	false	<p>When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.</p>
EzI2cClockStretching	true	<p>When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.</p>
EzI2cDataRate	400	<p>When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.</p>
EzI2cNumberOfAddresses	2	<p>When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.</p>
EzI2cPrimarySlaveAddress	17	<p>When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).</p>
EzI2cSecondarySlaveAddress	33	<p>When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored).</p> <p>Only applicable when EZI2C clock stretching option is set.</p>
EzI2cSubAddressSize	16	<p>When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.</p>
EzI2cWakeEnable	false	<p>When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.</p>

Parameter Name	Value	Description
I2C Bus Voltage	3.3	<p>When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.</p> <p>Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
I2C Bus Voltage	3.3	<p>When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.</p> <p>Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
I2cAcceptAddress	false	<p>When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.</p>
I2cAcceptGeneralCall	false	<p>When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.</p>
I2cByteModeEnable	false	<p>When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.</p> <p>Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
I2cClockFromTerm	false	<p>When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.</p>
I2cDataRate	100	<p>When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.</p>

Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2c_sda_uart_tx pin.
ScbMode	EZI2C	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2c_scl_uart_rx pin.

Parameter Name	Value	Description
ScbRxWakeIrqEnable	false	This parameter defines the availability of the spi_mosi_i2c_scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which pins are GPIO_OVT capable.

Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI, this parameter specifies the Bit rate in kbps (up to 8000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI, this parameter defines the bit order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI, this parameter provides a clock terminal to connect a clock outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI, this parameter specifies the SCLK generation by the master as: gated or free running (continuous). Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.

Parameter Name	Value	Description
SpiInterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M.SPI_DONE interrupt source. SCB.INTR_M.SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the shifter register are emptied. Only applicable for SPI Master mode.
SpiIntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.

Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUS_ERROR interrupt source. SCB.INTR_SLAVE.BUS_ERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.

Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to control the SCB.INTR_ - RX.TRIGGER interrupt event or RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.

Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTR_ - TX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.

Parameter Name	Value	Description
UartByteModeEnable	false	<p>When the SCB mode is UART, this parameter specifies the number of bits per FIFO data element.</p> <p>The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries.</p> <p>The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries.</p> <p>Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
UartClockFromTerm	false	<p>When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component.</p>
UartCtsEnable	false	<p>When the SCB mode is UART, this parameter enables the cts input.</p> <p>Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
UartCtsPolarity	Active Low	<p>When the SCB mode is UART, this parameter specifies active polarity of an input cts signal.</p> <p>Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.</p>
UartDataRate	115200	<p>When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled.</p>
UartDirection	TX + RX	<p>When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.</p>
UartDropOnFrameErr	false	<p>When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.</p>
UartDropOnParityErr	false	<p>When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error event.</p>

Parameter Name	Value	Description
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX break detection interrupt source to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME_ERROR interrupt source. SCB.INTR_RX.FRAME_ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY_ERROR interrupt source. SCB.INTR_RX.PARITY_ERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.

Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARB_LOST interrupt source. SCB.INTR_TX.UART_ARB_LOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode.

Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_NACK interrupt source. SCB.INTR_TX.UART_NACK trigger condition: UART transmitter received a negative acknowledgement. Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multi-processor mode.
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multi-processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multi-processor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multi-processor mode.

Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.

Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTR_TX.TRIGGER interrupt event or TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes.
User Comments		Instance-specific comments.

9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the [System Reference Guide](#)
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - The full PSoC 4 register map is covered in the [PSoC 4 Registers Technical Reference Manual](#)
 - Register Access chapter in the [System Reference Guide](#)
 - § CY_GET API routines
 - § CY_SET API routines
- System Functions chapter in the [System Reference Guide](#)
 - General API routines
 - CyDelay API routines
 - CyVd Voltage Detect API routines
- Power Management
 - Power Supply and Monitoring chapter in the [PSoC 4 Technical Reference Manual](#)
 - Low Power Modes chapter in the [PSoC 4 Technical Reference Manual](#)
 - Power Management chapter in the [System Reference Guide](#)
 - § CyPm API routines
- Watchdog Timer chapter in the [System Reference Guide](#)
 - CyWdt API routines