-
Bild
LTspice Schaltplan einer Schaltung
Window .ac dec 1000 10k 30000k .tran 10ms .noise V(out) I1 dec 1000 10k 30000k .include modelle_rb.lib 2SC1815GR_B Q1 R17 2N3904 Q3 R6 33 Q5 2N3904 R5 1N4148 D2 75 2SC1815GR_B Q2 R1 68 D3 750 R9 1.1k R21 750 R20 22 VCC L2 1µ V1 C6 10µ C3 2.8p L1 3.2p I1 SINE 0 1m 100k AC 1 R18 360 R3 56 C2 100µ Q6 2N3906 OUT R4 330m VCC R8 22 D4 1N4148 R7 75 Q4 2N3906 R16 22 Q8 2N3904 R19 430 R10 75 C4 4.7µ
-
Bild
Bestückungsdruck einer Leiterplatte
C5 100n R21 180 L3 2N3904 R30 0 L5 RF-Choke T19 36 R22 23 2SC1815 R3 *** R19 150 R28 2k7 D1 01 C2 10u C8 4u7 C7 100n D3 J5 Hohlbuchse IC1 K LM2931-12V T17 2N3906 C4 100n C6 150u J3 BNC L2 L1 R1 62 62 T20 2N3906 T18 2N3906 R24 D2 LED R27 75 R20 150 R31 10k R32 4k7 R29 4k7 T9 R11 ** R25 C1 C9 2u2 J2 SMA L4 2m2 H2 MountingHole D4 LED R33 180
-
Bild
Bestückungsplan magloop amp THT 5V-Variante
Bestückungsplan magloop amp THT 5V-Variante D4, R33 nicht bestücken, R30 nur alternativ zu IC1 JIS 2SC1815 2SA1015 JEDEC 2N3904 2N3906 2N4401 ZTX815 R8, R10, C5 100n, R21 91, R30, R22, R23, L3 2u2, T19, CB, C4 100u, C7 100n, D3, J5, USIG, Hohlbuchse, IC1, LM2931, R4, R6, T6, T8, 2SC1815, T4, 2SC1815, R1, R9, R7, R5, 2SC1815, T5, T7, 2SC1815, 2N3906, N14148W, C6 150u, R19, 910, D1, J1, R100, R102, 56u, 56u, L2, C2, R47, R29, 4k7, 2SC1815, T3, T13, T11, 2SC1815, 2N3906, 2N3906, T15, T18, T20, J3, BNC, J2, R11, R13,
-
Bild
Schaltplan einer Bias-T Schaltung
R30* alt IC1, +5V, C7 100n, C6 150u, C8 4u7, GND, US1G LM2931-5.0_S08, R1 100, L1 56u, L2 56u, R2 100, J5 Hohlbuchse, T1 bis T18, T19 2N3904, T17 2N3906, 8x 2SC1815, D1 1N4148W, D2 LED, D4 LED, C3 10u, C4 100n, C5 100n, C9 100u, C1 4u7, R10 bis R32, L3 2u2, L4 2m2, L5, J2 SMA, J3 BNC, R21 91, R22, R23 1, R24 680, R25, R26 75, R27 100, R28, R33 150, R11 bis R18, https://www.dlaraio.de/downloads/Bias-Tee-Basic_100.pdf
-
Bild
LTspice Schaltplan einer Schaltung
LTspice - [schaltung_optimierte_2a.asc] File Edit Hierarchy View Simulate Tools Window Help .ac dec 1000 10k 30000k .tran 10ms .noise V(out) I1 dec 1000 10k 30000k .include modelle_rb.lib 2SC1815GR_B Q1 R11 5m R1 100 L3 56p C3 2.8p C1 10u L4 56u R2 100 Q2 2SC1815GR_B L1C1-GRN1000000000 2N3906 Q3 R6 110 D2 1N4148 Q5 2N3904 VCC R5 91 L7 2.2u R9 910 V1 5 VE6 R18 680 R3 22 C2 100 Q6 2N3906 OUT R19 1k R10 75 R4 100 C4 4.7u Q4 2N3906 R7 110 SINE(0 0.1m
-
Bild
Schaltplan eines Magloop-Verstärkers
R30* alt IC1 IC1 +12V 0 PWR 3 VI V0 C6 100n 1u7 GND C7 D3 C8 US1G LM2931-12V H1 MountingHole H2 MountingHole J5 GND R1 62 L1 *** E1 J1 2 GND L2 *** E2 T1 R3 *** 2 R11 T9 1 2 D2 LED C3 10u C4 100n R28 2k7 R33 180 R24 ** R23 11 T17 2N3906 R19 150 D1 2 T19 2N3904 R22 36 C2 10u R20 150 D4 LED C1 *** T20 2N3906 J2 SMA R25 75 R26 GND J3 BNC R31 10k GND GND R32 L5 4k7 R29 2m2 4k7 RF-Choke magloop amp ori 12 V Variante ** nicht bestücken *** Brücke einsetzen
