-
PDF
Strommessung.pdf
CS V VBUS 8 10R S S 5 10 V V 2 SCK IN+ 9 2 1 D 1 1 MOSI IN- D R201 R202 U202 4 C219 R207 D204 2k 2k STM32L476RGTx 3 MISO D 3 R_Shunt SMBJ6.5CA ALERT N 10n INA_{MOIS} G 4 F204 DJ201 INA_{MISO} 7 1A E 10R O 1 R206 2 6 3 3 D 4 L A S MP S S S U201 5 P 6 U U204 1 C C 5 D201 D203 D202 3 - A 6 4 6 _ U205 1 C
in „Prüfung Schaltplan Power Profiler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Strommessung.pdf
MISO C219 S S 3 N 10n 3 R_Shunt SMBJ6.5CA V V ALERT G 4 8 2 R201 R202 1 1 U202 7 10R 10k 10k D C S S STM32L476RGTx R206 D201 L 1 D203 O SMJ85CA 2 0 3 1 4 3V3_{OLED} D S MP U201 5 GND 1 6 S 3 - U204 4 6 5 L 6 6 B 1 C U 3 4 2 6 4 L 6 B R204 S 10k U 2 GND GND D303 R311 10R 1N5819WS V_{BAT} } I _ V U304 U303
in „Prüfung Schaltplan Power Profiler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Lattice_Timing_Closure.pdf
ROUTE 3 4.914 R89C27C.Q0 to R91C45D.D1 U_core/rx_tu_mode_2 CTOF_DEL --- 0.180 R91C45D.D1 to R91C45D.F1 U_core/ddwr_stm8/SLICE_36645 ROUTE 1 0.312 R91C45D.F1 to R91C45D.D0 U_core/payload_we17_tz_tz CTOF_DEL --- 0.180 R91C45D.D0 to R91C45D.F0 U_core/SLICE_36645 ROUTE 5 0.741 R91C45D.F0 to R89C48D.B0 U_core
in „IO constraints für asynchrone Inputs in Lattice Diamond“ · FPGA, VHDL & Co. ·