-
PDF
datasheet.pdf
data address mark (or the address mark has been deleted) when reading data from the media 0 No error BC (Bad Cylinder) 1 Bad Cylinder 0 No error SN (Scan Not satisfied) 1 During execution of the Scan command 0 No error SH (Scan Equal Hit) 1 During execution of the Scan command, if the equal condition is
in „(Windows/Winbond) CPU Temperatur auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ps42p3sx_ch._d58a.pdf
FILTER-EMISMD;25V,100mA,-,-,3.2x1.6x1,T 4 Q104 0501-000344 TR-SMALLSIGNAL;KSC1623-G,NPN,200mW,SOT- 4 FT211 2901-001119 FILTER-EMISMD;25V,100mA,-,-,3.2x1.6x1,T 4 Q105 0501-000344 TR-SMALLSIGNAL;KSC1623-G,NPN,200mW,SOT- 4 FT212 2901-001119 FILTER-EMISMD;25V,100mA,-,-,3.2x1.6x1,T 4 Q106 0501-000344 TR-SMALLSIGNAL
in „Netzteil prüfen wie stelle ich das richtig an?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
intel_bas52man.pdf
data,code addr B9 3 CJNE R1,#data,code addr BA 3 CJNE R2,#data,code addr BB 3 CJNE R3,#data,code addr BC 3 CJNE R4,#data,code addr BD 3 CJNE R5,#data,code addr BE 3 CJNE R6,#data,code addr BF 3 CJNE R7,#data,code addr C0 2 PUSH data addr C1 2 AJMP code addr C2 2 CLR bitaddr C3 1 CLR C C4 1 SWAP A C5 2 XCH
in „Layout für MCS51 Experimentierboard“ · Projekte & Code ·
-
PDF
intel_bas52man.pdf
data,code addr B9 3 CJNE R1,#data,code addr BA 3 CJNE R2,#data,code addr BB 3 CJNE R3,#data,code addr BC 3 CJNE R4,#data,code addr BD 3 CJNE R5,#data,code addr BE 3 CJNE R6,#data,code addr BF 3 CJNE R7,#data,code addr C0 2 PUSH data addr C1 2 AJMP code addr C2 2 CLR bitaddr C3 1 CLR C C4 1 SWAP A C5 2 XCH
-
PDF
H8-325.pdf
addresses read? Y END Figure 11-10. High-Speed Programming Flowchart (H8/325, H8/323, H8/322) Figure 11-10 211 Table 11-6. DC Characteristics (When V CC= 6.0V ±0.25V, VPP= 12.5V ±0.3V, VSS= 0V, Ta = 25˚C ±5˚C) Measurement Item Symbol min typ max Unit conditions Input high voltage EO 7 – EO0, V IH 2.4 — VCC +
in „Programmer für HD6473258P10 selber bauen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CPU12RM.pdf
. . 210 MINM Place Smaller of Two Unsigned 8-Bit Values in Memory. . . . . . . . . . . . . . . . . 211 MOVB Move a Byte of Data from One Memory Location to Another. . . . . . . . . . . . . . 212 MOVW Move a Word of Data from One Memory Location to Another . . . . . . . . . . . . . 213 MUL Multiply 8-
in „HCS12 CPU Disassembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1286 Table 211. R3 response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1287 Table 212. R4 response . . . . . . . . . . . . . . . . . . . . .
in „ADC differential mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1286 Table 211. R3 response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1287 Table 212. R4 response . . . . . . . . . . . . . . . . . . . . .
in „Offset Data alignment“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1286 Table 211. R3 response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1287 Table 212. R4 response . . . . . . . . . . . . . . . . . . . . .
in „DMA one shot mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datasheet_ATmega1281_doc2549.pdf
be used to check that the Transmitter has completed all transfers, and the RXC Flag can be used to 211 2549L–AVR–08/07 check that there are no unread data in the receive buffer. Note that the TXCn Flag must be cleared before each transmission (before UDRn is written) if it is used for this purpose. The
in „LM73 über TWI/I2C mit Atmega1281 auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08MM128RM.pdf
– INC ,X M (M) + $01 IX 7C 4 rfwp INC oprx8,SP M (M) + $01 SP1 9E 6C ff 6 prfwpp JMP opr8a DIR BC dd 3 ppp JMP opr16a Jump EXT CC hh ll 4 pppp JMP oprx16,X IX2 DC ee ff 4 pppp – 1 1 – – – – – JMP oprx8,X PC Jump Address IX1 EC ff 3 ppp JMP ,X IX FC 3 ppp JSR opr8a Jump to Subroutine DIR BD dd 5
in „Freescale s08mm128 und USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
panasonic_tx-50dx800e_tx-50dxw804_chassis_la67.pdf
B0HAKR000004 DIODE 1 PAVCCZ D7304 B0HAGQ000001 DIODE 1 PAVCCZ D7305 B0ACCD000008 DIODE 1 PAVCCZ D7307 B0BC02700041 DIODE 1 PAVCCZ D7312 B0JCMG000043 DIODE 1 PAVCCZ D7313 B0JCMG000043 DIODE 1 PAVCCZ D7317 B0ACCD000008 DIODE 1 PAVCCZ D7318 B0ACCD000008 DIODE 1 PAVCCZ D7319 B0ACCD000008 DIODE 1 PAVCCZ D7320 B0BC015A0655 DIODE 1 PAVCCZ D7321 B0ACCD000008 DIODE 1 PAVCCZ D7323 DZ2J039M0L ZENER DIODE 1 PAVCCZ D7324 DZ2J039M0L ZENER DIODE 1 PAVCCZ D7401 B0ACCD000008 DIODE 1 PAVCCZ D7403 B0FBCN000017 DIODE 1 PAVCCZ
in „Schaltregler SMD Marking“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
64F3048F16-Hitachi.pdf
DMAC 44 H'00B0 to H'00B3 IPRB5 DEND0B 45 H'00B4 to H'00B7 DEND1A 46 H'00B8 to H'00BB DEND1B 47 H'00BC to H'00BF Reserved — 48 H'00C0 to H'00C3 — 49 H'00C4 to H'00C7 50 H'00C8 to H'00CB 51 H'00CC to H'00CF Low Note: * Lower 16 bits of the address. 98 Table 5-3 Interrupt Sources, Vector Addresses, and
in „CPU Melkanlage auslesbar? 64F3059F16“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
BF88_32B8 DCH3ECONSET 31:0 Write sets selected bits in DCH3ECON, read yields undefined value BF88_32BC DCH3ECONINV 31:0 Write inverts selected bits in DCH3ECON, read yields undefined value BF88_32C0 DCH3INT 31:24 — — — — — — — — 23:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 15:8 — — —
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TC1797_UM_v1.1.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-4 [1] 12.3.7 Byte Controls, BC[3:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-4 [1] 12.3.8 Burst Flash Clock Output/Input, BFCLKO/BFCLKI . . . . . . . . . . . . 12-5 [1] 12.3.9 Wait Input, WAIT . . . .
in „TC1797 - keine Datenblätter?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC12C2052AD-english.pdf
with flexible ISP/IAP capability • On-chip 256 byte RAM U • Pexternal interrupts).de(can be wakeM up bC any interrupt) and power-down mode(can be waked up by • Code protection for flash memory access • Four 16-bit timer/counter, be compatible with Timer0/Timer1 of standard 8051, 2-channel PCA can be available
in „Uhrzenbausatz mit At89C2051 funktioniert nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCU_-_HR8P506_Datasheet_e.pdf
GPIO_PBINEB 00B4 PB input enable register H GPIO_PBODE 00B8 H PB open-drain enable register GPIO_PBPUE 00BC H PB weak pull-up enable register GPIO_PBPDE 00C0 PB weak pull-down enable register H GPIO_PBDS 00C4 H PB drive strength control register GPIO_PINTIE 0300 H PINT interrupt enable register GPIO_PINTIF
in „Re - Programmierung eines Cortex M0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC15-English.pdf
Clock Output and Demo Program(C andASM)................................................................211 2.1.3.3 Timer 0 Programmable Clock Output and Demo Program(C andASM)......................................214 2.1.3.4 Timer 1 Programmable Clock Output and Demo Program(C andASM)....................
in „Testbericht Elektronische Last“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
avr-libc-user-manual-1.8.0.pdf
cli(); ivar = val; sei(); } compiles with optimisations switched on (-Os) to 00000112 <test2>: 112: bc 01 movw r22, r24 114: f8 94 cli 116: 8f ef ldi r24, 0xFF ; 255 118: 9f ef ldi r25, 0xFF ; 255 11a: 0e 94 96 00 call 0x12c ; 0x12c <__udivmodhi4> 11e: 70 93 01 02 sts 0x0201, r23 122: 60 93 00 02 sts
in „Interrupt Probleme beim Arduino“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmel-8209-8-bit_AVR_ATmega16M1-32M1-64M1_Datasheet_1_.pdf
8209F-ATmega16M1/32M1/64M1_Datasheet_Complete-10/2016 18.16.11. PSC Interrupt Flag Register Name: PIFR Offset: 0xBC Reset: 0x0 Property: R/W Bit 7 6 5 4 3 2 1 0 PEV2 PEV1 PEV PEOP Access Reset 0 0 0 0 Bit 3 – PEV2: PSC External Event 2 Interrupt This bit is set by hardware when an external event which can generates
in „Externer Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
Number Lower Flag Set by hardware. These bits are the 8 LSB of the 11-bits Frame Number information. 211 7707F–AVR–11/10 Bit 7 6 5 4 3 2 1 0 - - - FNCERR - - - - UDMFN Read/Wri R R R R/W R R R R te Initial 0 0 0 0 0 0 0 0 Value 7-5 - Reserved The value read from these bits is always 0. Do not set these
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega2560_2561.pdf
fOSC System Oscillator clock frequency UBRRnContents of the UBRRHn and UBRRLn Registers, (0-4095) 211 2549I–AVR–07/06 Some examples of UBRRn values for some system clock frequencies are found in Table 109 on page 231. Double Speed Operation The transfer rate can be doubled by setting the U2Xn bit in
in „Ethernet Buchse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mega644.pdf
or address packet. Arbitration will continue until only one Master remains, and this may take many 211 8011O–AVR–07/10 ATmega164P/324P/644P bits. If several masters are trying to address the same Slave, arbitration will continue into the data packet. Figure 18-8. Arbitration Between Two Masters START
in „AVR Controller braucht zu viel Strom“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega164_324_644_1284pa.pdf
describe both START and REPEATED START for the remainder of this datasheet, unless otherwise noted. As 211 8272C–AVR–06/11 ATmega164A/PA/324A/PA/644A/PA/1284/P depicted below, START and STOP conditions are signalled by changing the level of the SDA line when the SCL line is high. Figure 21-3. START, REPEATED
in „Hilfe bei AD-Wandler!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MEGA48V_88V_168V.pdf
transmitting different data. All addresses of the format 1111 xxx should be reserved for future purposes. 211 2545T–AVR–05/11 ATmega48/88/168 Figure 22-4. Address packet format. Addr MSB Addr LSB R/W ACK SDA SCL 1 2 7 8 9 START 22.3.4 Data packet format All data packets transmitted on the TWI bus are nine bits
in „analog comparator interrupt probleme mit atmegas“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AtMega644P_Datasheet.pdf
given in Table 19-2 to Table 19-5. Note that the prescaler bits are masked to zero in these tables. 211 2593O–AVR–02/12 19.7.1 Master Transmitter Mode In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver (see Figure 19-11). In order to enter a Master mode, a START
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmegaXX4.pdf
or address packet. Arbitration will continue until only one Master remains, and this may take many 211 8011G–AVR–08/07 bits. If several masters are trying to address the same Slave, arbitration will continue into the data packet. Figure 20-8. Arbitration Between Two Masters START Master A Loses Arbitration
in „Atmega644PA Timer3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega644.pdf
given in Table 19-2 to Table 19-5. Note that the prescaler bits are masked to zero in these tables. 211 2593O–AVR–02/12 19.7.1 Master Transmitter Mode In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver (see Figure 19-11). In order to enter a Master mode, a START
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
” on page 187 for calculating bit rates. 22.9.2 TWCR – TWI Control Register Bit 7 6 5 4 3 2 1 0 (0xBC) TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE TWCR Read/Write R/W R/W R/W R/W R R/W R R/W Initial Value 0 0 0 0 0 0 0 0 The TWCR is used to control the operation of the TWI. It is used to enable the TWI,
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
HBD855-D_Thyristor_Theory.pdf
MAGNITUDE (I TM) V C106F DC 26 26 Of the parameters that were investigated, forward−cur- DX 2N6240 BC 26.2 26 rent magnitude and the di/dt rate have the strongest effect MCR100−6 FG 14.4 14.4 on tq. Varying theTM magnitude over a realistic range of 2N5064 DG 31 31.7 I conditions can change the measured
in „Ansteuerschaltung Thyristor und Triac“ · Analoge Elektronik und Schaltungstechnik ·