-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . 160 5.4.19 Power Port H pull-down control register (PWR_PDCRH) . . . . . . . . . . 161 5.4.20 PWR register map and reset value table . . . . . . . . . . . . . . . . . . . . . . . 162 6 Reset and clock control (RCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 6.1
in „ADC differential mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . 160 5.4.19 Power Port H pull-down control register (PWR_PDCRH) . . . . . . . . . . 161 5.4.20 PWR register map and reset value table . . . . . . . . . . . . . . . . . . . . . . . 162 6 Reset and clock control (RCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 6.1
in „Offset Data alignment“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . 160 5.4.19 Power Port H pull-down control register (PWR_PDCRH) . . . . . . . . . . 161 5.4.20 PWR register map and reset value table . . . . . . . . . . . . . . . . . . . . . . . 162 6 Reset and clock control (RCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 6.1
in „DMA one shot mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SAM-V71Q-SAM-V71N-SAM-V71J_Datasheet.pdf
Write 0x00000000 (1) 0x00B8 Priority Register A for Slave 7 MATRIX_PRAS7 Read/Write 0x00000222 0x00BC Priority Register B for Slave 7 MATRIX_PRBS7 Read/Write 0x00000000(1) 0x00C0 Priority Register A for Slave 8 MATRIX_PRAS8 Read/Write 0x00000222(1) 0x00C4 Priority Register B for Slave 8 MATRIX_PRBS8
in „Atmel SAMV71 CAN FD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S32K-RM.pdf
................................ 2039 57.5.35 Tx Broadcast Packets Statistic Register (ENET_RMON_T_BC_PKT)........................................................2039 57.5.36 Tx Multicast Packets Statistic Register (ENET_RMON_T_MC_PKT)........................................................2040 57.5.37
-
PDF
MC9S08DZ60_Data_Sheet.pdf
INC ,X M ← (M) + 0x01 IX 7C 4 INC oprx8,SP M ← (M) + 0x01 SP1 9E6C ff 6 JMP opr8a – – – – – – DIR BC dd 3 JMP opr16a EXT CC hh ll 4 JMP oprx16,X Jump PC ← Jump Address IX2 DC ee ff 4 JMP oprx8,X IX1 EC ff 3 JMP ,X IX FC 3 JSR opr8a – – – – – – DIR BD dd 5 JSR opr16a PC ← (PC) + n (n = 1, 2, or 3) EXT
in „Bei AD-wandlung Bitsverlust“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
H83003H.PDF
group 0 44 H'00B0 to H'00B3 IPRB5 DEND0B 45 H'00B4 to H'00B7 DEND1A 46 H'00B8 to H'00BB DEND1B 47 H'00BC to H'00BF DEND2A DMAC group 1 48 H'00C0 to H'00C3 IPRB4 DEND2B 49 H'00C4 to H'00C7 DEND3A 50 H'00C8 to H'00CB DEND3B 51 H'00CC to H'00CF ERI0 (receive error 0) SCI channel 0 52 H'00D0 to H'00D3 IPRB3
in „H8/300 Frage (genauer H8/3003)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmel-8209-8-bit_AVR_ATmega16M1-32M1-64M1_Datasheet_1_.pdf
...................................................................................................161 16.13. Timer/Counter Timing Diagrams.............................................................................................. 169 16.14. Register Description....................................
in „Externer Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
that can be tolerated. Note that Normal Speed mode has higher toleration of baud rate variations. 161 7707F–AVR–11/10 Table 17-2. Recommended Maximum Receiver Baud Rate Error for Normal Speed Mode (U2Xn = 0) D Recommended Max Receiver # (Data+Parity Bit) Rslow(%) R fast%) Max Total Error (%) Error (
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DSPIC33EP512GM710_datasheet.pdf
8> U3TX – UART3 Transmitter 91 83 0x0000BA IFS5<3> IEC5<3> IPC20<14:12> Reserved 92-94 84-86 0x0000BC-0x0000C0 — — — U4E – UART4 Error Interrupt 95 87 0x0000C2 IFS5<7> IEC5<7> IPC21<14:12> U4RX – UART4 Receiver 96 88 0x0000C4 IFS5<8> IEC5<8> IPC22<2:0> U4TX – UART4 Transmitter 97 89 0x0000C6 IFS5<9>
in „Probleme mit SRAM 23LCV1024“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stc12c5a60s2-english.pdf
EXINT0: RETI ;----------------------------------------- END STC MCU Limited. website：www.STCMCU.com 161 www.STCMCU.com Mobile:(86)13922809991 Tel:086-755-82948412 Fax:86-755-82905966 2. Demostrate the Power-Down Mode waked up by Falling Edge of External Interrupt 0 C program /*------------------------
in „STC12C5A60S2 (a.k.a 80C51) programieren mit mySmartUSB light“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC12C5A60S2-english.pdf
EXINT0: RETI ;----------------------------------------- END STC MCU Limited. website：www.STCMCU.com 161 www.STCMCU.com Mobile:(86)13922809991 Tel:086-755-82948412 Fax:86-755-82905966 2. Demostrate the Power-Down Mode waked up by Falling Edge of External Interrupt 0 C program /*------------------------
in „STC 8051 EEPROM zugriff“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
datasheet.pdf
data address mark (or the address mark has been deleted) when reading data from the media 0 No error BC (Bad Cylinder) 1 Bad Cylinder 0 No error SN (Scan Not satisfied) 1 During execution of the Scan command 0 No error SH (Scan Equal Hit) 1 During execution of the Scan command, if the equal condition is
in „(Windows/Winbond) CPU Temperatur auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
intel_bas52man.pdf
R X X S I S O E S R 5 I T + 2 L M N F 8 C2 p R A p R R S 8 M C1 C =1 3 F X 4 F C RE 1 1 C = 8 1 - 161 - int l e APPENDIX A 1.1 MEMORY USAGE (Version 1.0) The following list specifies what locations in internal and external memory MCS BASIC-52 uses, and what these locations are used for. This information
in „Layout für MCS51 Experimentierboard“ · Projekte & Code ·
-
PDF
intel_bas52man.pdf
R X X S I S O E S R 5 I T + 2 L M N F 8 C2 p R A p R R S 8 M C1 C =1 3 F X 4 F C RE 1 1 C = 8 1 - 161 - int l e APPENDIX A 1.1 MEMORY USAGE (Version 1.0) The following list specifies what locations in internal and external memory MCS BASIC-52 uses, and what these locations are used for. This information
-
PDF
CPU12RM.pdf
IBNE Increment and Branch if Not Equal to Zero . . . . . . . . . . . . . . . . . . . . . . . . . . . 161 IDIV Integer Divide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162 IDIVS Integer Divide (Signed). . . . . . . . . . . . . . . . . . . . . . .
in „HCS12 CPU Disassembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mikrobeginner_gesamt.pdf
ausführba- ren Code- zeilen ha- ben nun Adressen (000000 und 000001) und aus- führbaren Code (9AB8 und 9BC0), bei- des in hexadezi- malem Zahlenfor- mat. Was wir nicht sehen ist die neu er- zeugte He- xdatei, die den Pro- grammco- de enthält und hinten „.hex“ heißt. Zum Simulieren des Programmes betätigen
in „Attiny26 PortD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
64F3048F16-Hitachi.pdf
DMAC 44 H'00B0 to H'00B3 IPRB5 DEND0B 45 H'00B4 to H'00B7 DEND1A 46 H'00B8 to H'00BB DEND1B 47 H'00BC to H'00BF Reserved — 48 H'00C0 to H'00C3 — 49 H'00C4 to H'00C7 50 H'00C8 to H'00CB 51 H'00CC to H'00CF Low Note: * Lower 16 bits of the address. 98 Table 5-3 Interrupt Sources, Vector Addresses, and
in „CPU Melkanlage auslesbar? 64F3059F16“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
value BF88_10B8 IPC2SET 31:0 Write sets the selected bits in IPC2, read yields undefined value BF88_10BC IPC2INV 31:0 Write inverts the selected bits in IPC2, read yields undefined value © 2008 Microchip Technology Inc. Preliminary DS61143E-page 127 PIC32MX3XX/4XX TABLE 8-1: INTERRUPT SFR SUMMARY (CONTINUED
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega1284P_128KByte.pdf
Initial Value 0 0 0 0 0 0 0 0 2020 Microchip Technology Inc. Data Sheet Complete DS40002070B-page 161 ATmega164A/PA/324A/PA/644A/PA/1284/P • Bit 7 – FOC2A: Force Output Compare A The FOC2A bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility with future devices
in „ATmega1284P versus ohne P“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC12C2052AD-english.pdf
with flexible ISP/IAP capability • On-chip 256 byte RAM U • Pexternal interrupts).de(can be wakeM up bC any interrupt) and power-down mode(can be waked up by • Code protection for flash memory access • Four 16-bit timer/counter, be compatible with Timer0/Timer1 of standard 8051, 2-channel PCA can be available
in „Uhrzenbausatz mit At89C2051 funktioniert nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
io-controller-hub-9-datasheet.pdf
Transition Rules for Intel ® ICH9.......................................................................161 5-27System Power Plane ...............................................................................................162 5-28Causes of SMI# and SCI .................................................
in „FLASH Memory Chip im Lenovo X200 von 8 MB auf 16 MB vergroessern“ · PC Hard- und Software ·
-
PDF
STC15-English.pdf
Dimension Drawings of DIP20........................................................................161 1.10.10 Dimension Drawings of SOP28.....................................................................162 1.10.11 Dimension Drawings of TSSOP28.....................................................
in „Testbericht Elektronische Last“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Panasonic_AG-7350-7150_Service_Manual.pdf
2 r + " - - - -RST- ( 1 1 6 ssr:; 48 A 39)-" CH 1 DREG (b) 7 A35)--' r-< A18 A 9 )--' S CAS <b) 6 A161--' ~ - OR 27 A 7 )--" PAL (b)E (0 4 8 4 > 220J..l G44 C45 M{ NV ) IC 1 1'--'A7 P31 /8 0 0 46 LIMIT ON (b) 3 A171--' r 2 7 0 P 270P MC14093BF MC14093BF H A 4 P32 ISDC2 45 A13 )--" DOLBY ON SW (D 1 A18
in „Totalausfall Panasonic AG-7350 (nur noch Hintergrundbeleuchtung der Zeigerinstrumente)“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AoE3_chapter9.pdf
rules of 3.2.6 Source followers 156 thumb for transistor design 91 3.2.7 FETs as variable resistors 161 2.3.3 The emitter follower revisited 93 3.2.8 FET gate current 163 2.3.4 The common-emitter amplifier 3.3 A closer look at JFETs 165 revisited 93 3.3.1 Drain current versus gate 2.3.5 Biasing the common-emitter
in „Labornetzgerät - Fragen zum Schaltplan“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
atmega2560_2561.pdf
when TCCRnB is written. Bit 4:3 – WGMn3:2: Waveform Generation Mode See TCCRnA Register description. 161 2549I–AVR–07/06 Bit 2:0 – CSn2:0: Clock Select The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 57 and Figure 58. Table 86. Clock Select Bit Description
in „Ethernet Buchse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mega644.pdf
X P S I S Note: 1. Refer to Figure 1-1 on page 2, and Table 11-6 on page 82 for SPI pin placement. 161 8011O–AVR–07/10 ATmega164P/324P/644P The interconnection between Master and Slave CPUs with SPI is shown in Figure 15-2. The sys- tem consists of two shift Registers, and a Master clock generator. The
in „AVR Controller braucht zu viel Strom“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MEGA48V_88V_168V.pdf
PRSPI bit in “Minimizing power consumption” on page 41 must be written to zero to enable SPI module. 161 2545T–AVR–05/11 ATmega48/88/168 (1) Figure 19-1. SPI block diagram . DIVIDER /2/4/8/16/32/64/128 2 P S I S Note: 1. Refer to Figure 1-1 on page 2, and Table 14-3 on page 78 for SPI pin placement. The
in „analog comparator interrupt probleme mit atmegas“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AtMega644P_Datasheet.pdf
below: Table 16-4. CPHA Functionality CPHA Leading Edge Trailing Edge 0 Sample Setup 1 Setup Sample 161 2593O–AVR–02/12 Bits 1:0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0 These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmegaXX4.pdf
X P S I S Note: 1. Refer to Figure 1-1 on page 2, and Table 13-6 on page 82 for SPI pin placement. 161 8011G–AVR–08/07 The interconnection between Master and Slave CPUs with SPI is shown in Figure 17-2. The sys- tem consists of two shift Registers, and a Master clock generator. The SPI Master initiates
in „Atmega644PA Timer3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datasheet_ATmega1281_doc2549.pdf
when TCCRnB is written. Bit 4:3 – WGMn3:2: Waveform Generation Mode See TCCRnA Register description. 161 2549L–AVR–08/07 Bit 2:0 – CSn2:0: Clock Select The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 17-9 and Figure 17-10. Table 17-6. Clock Select Bit Description
in „LM73 über TWI/I2C mit Atmega1281 auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega644.pdf
below: Table 16-4. CPHA Functionality CPHA Leading Edge Trailing Edge 0 Sample Setup 1 Setup Sample 161 2593O–AVR–02/12 Bits 1:0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0 These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
2 of 4) Vector Address 1 XGATE 2 Interrupt Source CCR Local Enable Channel ID Mask Vector base + $BC $5E Reserved Vector base + $BA $5D FLASH Fault Detect I bit FCNFG2 (FDIE) Vector base + $B8 $5C FLASH I bit FCNFG (CCIE, CBEIE) Vector base + $B6 $5B CAN wake-up I bit CANRIER (WUPIE) Vector base + $
in „Wie oft kann ein µC programmiert werden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
2 of 4) Vector Address 1 XGATE 2 Interrupt Source CCR Local Enable Channel ID Mask Vector base + $BC $5E Reserved Vector base + $BA $5D FLASH Fault Detect I bit FCNFG2 (FDIE) Vector base + $B8 $5C FLASH I bit FCNFG (CCIE, CBEIE) Vector base + $B6 $5B CAN wake-up I bit CANRIER (WUPIE) Vector base + $
in „Probleme beim Ansteuern eines EEPROM über SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
receive buffer can then be read by reading the UDRn I/O location. ATmega48PA/88PA/168PA [DATASHEET] 161 9223F–AVR–04/14 The following code example shows a simple USART receive function based on polling of the receive complete (RXCn) flag. When using frames with less than eight bits the most significant
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
HBD855-D_Thyristor_Theory.pdf
MAGNITUDE (I TM) V C106F DC 26 26 Of the parameters that were investigated, forward−cur- DX 2N6240 BC 26.2 26 rent magnitude and the di/dt rate have the strongest effect MCR100−6 FG 14.4 14.4 on tq. Varying theTM magnitude over a realistic range of 2N5064 DG 31 31.7 I conditions can change the measured
in „Ansteuerschaltung Thyristor und Triac“ · Analoge Elektronik und Schaltungstechnik ·