-
PDF
CS4344-45-46-48_F1.pdf
CS4344/5/6/8 10-pin, 24-Bit, 192 kHz Stereo D/A Converter Features Description The CS4344 family members are complete, stereo dig- ! Multi-bit Delta-Sigma Modulator ital-to-analog output systems including
in „STA015, CS4344 Platinencheck“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CS4344-45-48_F2.pdf
CS4344/5/8 10-Pin, 24-Bit, 192 kHz Stereo D/A Converter Features Description The CS4344 family members (CS4344, CS4345, and Multi-bit Delta-Sigma Modulator CS4348) are complete, stereo digital-to-analog
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
CS4344.vhd
; LRCLK : out STD_LOGIC; SOUT : out STD_LOGIC ); end CS4344; architecture CS4344_Arch of CS4344 is component I2S_Transmitter is generic ( DATA_WIDTH_PER_CHANNEL : INTEGER := DATA_WIDTH ); port ( Clock_Input : in STD_LOGIC; Reset : in STD_LOGIC; Data : in STD_LOGIC_VECTOR
-
Datei
DAC_CS4344.vhd
IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; -- https://statics.cirrus.com/pubs/proDatasheet/CS4344-45-48_F2.pdf entity DAC_CS4344 is port( SDIN: in std_logic; SCLK: in std_logic; LRCK: in std_logic; MCLK: in std_logic; L: out std_logic_vector(23 downto 0); R: out std_logic_vector(23 downto 0)); end DAC_CS4344; architecture Behavioral of DAC_CS4344 is signal sr: std_logic_vector(23 downto 0):=(others => '0'); signal bitcounter: integer:=0; signal LRCK_buff: std_logic:='0'; begin process begin wait until
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
tb_AudioInterface.vhd
std_logic_vector(23 downto 0); R: out std_logic_vector(23 downto 0)); end component; component DAC_CS4344 is port( SDIN: in std_logic; SCLK: in std_logic; LRCK: in std_logic; MCLK: in std_logic; L: out std_logic_vector(23 downto 0); R: out std_logic_vector(23 downto 0)); end component; signal In_Left:
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
I2S_tx.vhd
38:44 10/10/2015 -- Design Name: -- Module Name: I2S_tx - RTL -- Project Name: -- Target Devices: CS4344 -- Tool versions: -- Description: Clk generation + data serialization -- -- Dependencies: -- -- Revision: -- Revision 0.01 - File Created -- Revision 0.02 - Rework Clock generation, +BUFGMUX -- Additional Comments: -- -- I2S 16 bit Stereo Codec transmitter (e.g. CS4344) -- -- Expected Inputs: -- clk : MCLK precursor := 2x max MCLK -- l_data/r_data : PCM 16 bit 2'complement audio data -- sr_sel : Sample rate selection (MCLK:LRCLK:SDCLK) -- "0000" QSM (e.g. 192 kHz
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
Top.vhd
port ( Clock_In : in STD_LOGIC; Clock_Out : out STD_LOGIC ); end component Prescaler; component CS4344 is port ( Clock : in STD_LOGIC; Reset : in STD_LOGIC; Data : in STD_LOGIC_VECTOR(31 downto 0); MCLK : out STD_LOGIC; SCLK : out STD_LOGIC; LRCLK : out STD_LOGIC; SOUT : out STD_LOGIC ); end component CS4344; component Audio_ROM is port ( Address : in STD_LOGIC_VECTOR ( 16 downto 0 ); Clock : in STD_LOGIC; Data_Out : out STD_LOGIC_VECTOR ( 15 downto 0 ) ); end component Audio_ROM; begin Clocking_Wizard
-
Datei
tb_AudioInterface.vhd
std_logic_vector(23 downto 0); R: out std_logic_vector(23 downto 0)); end component; component DAC_CS4344 is port( SDIN: in std_logic; SCLK: in std_logic; LRCK: in std_logic; MCLK: in std_logic; L: out std_logic_vector(23 downto 0); R: out std_logic_vector(23 downto 0)); end component; component UART is
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
STM32-P207-P407_rev_D.pdf
C67 C84 3-R Q1 R62 PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX2 SD_D3/USART3_RX/SPI3_MISO CS4344-CZZ(10-TSSOP) 10uF/6.3V/0805 RESET CIRCUIT Q25.000MHz/HC-49SM(SMD)/20pF R63 NA 113 SD_CLK/SPI3_MOSI 10uF/6.3V/0805 100nF 3.3V 3V_REG 3.3V C44 27pF 150R 24 PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3
in „Mit STM32F4 einen Laser ansteuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM32F407ZG-board-schematic.pdf
PH1/OSC_OUT PC13/RTC_AF1 8 C50 15pF C66 + C67 GNDA AOUTR D0 1 2 RST 25 PC14/OSC32_IN9 R93 NA Q2 CS4344-CZZ(10-TSSOP) R132 20k 100nF SCJ325P00XG0B02G D1 3 4 R65 RST NRST PC15/OSC32_OUT 32768Hz/6pF G NC49 15pF 100nF D2 5 6 U2 10k PG0 A10 56 114 D2 10uF/6.3V/TANT D3 7 8 NA PG1 A11 57 PG0/FSMC_A10 PD0/FSMC_D2
in „8Mbit/s Manchester Code codieren und decodieren mit STM32F407“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM32F407ZG-board-schematic.pdf
PH1/OSC_OUT PC13/RTC_AF1 8 C50 15pF C66 + C67 GNDA AOUTR D0 1 2 RST 25 PC14/OSC32_IN9 R93 NA Q2 CS4344-CZZ(10-TSSOP) R132 20k 100nF SCJ325P00XG0B02G D1 3 4 R65 RST NRST PC15/OSC32_OUT 32768Hz/6pF G NC49 15pF 100nF D2 5 6 U2 10k PG0 A10 56 114 D2 10uF/6.3V/TANT D3 7 8 NA PG1 A11 57 PG0/FSMC_A10 PD0/FSMC_D2
in „Problem: SPI Remap am STM32F407ZG“ · Mikrocontroller und Digitale Elektronik ·