-
Datei
Neuron.vhd
= 16; --Float16 Format PAGE_WIDTH : integer := 4; --max. 16 Layers INPUT_WIDTH : integer := 7; --max 128 Input Signals INPUTS : integer := 10; --Number of used inputs LATENCY : integer := 6); Port ( --Control Signals clk : in std_logic; reset : in std_logic; execute : in std_logic; ready : out std_logic
in „Pipeline MAC-Unit: Problem mit Latency“ · FPGA, VHDL & Co. ·
-
Datei
Neuron.vhd
= 16; --Float16 Format PAGE_WIDTH : integer := 4; --max. 16 Layers INPUT_WIDTH : integer := 7; --max 128 Input Signals INPUTS : integer := 10; --Number of used inputs MULT_LATENCY : integer := 6; --make shure: Latency < inputs! ADD_LATENCY : integer := 6); Port ( --Control Signals clk : in std_logic;
in „Pipeline MAC-Unit: Problem mit Latency“ · FPGA, VHDL & Co. ·
-
Datei
Neuron.vhd
= 16; --Float16 Format PAGE_WIDTH : integer := 4; --max. 16 Layers INPUT_WIDTH : integer := 7; --max 128 Input Signals INPUTS : integer := 10; --Number of used inputs MULT_LATENCY : integer := 6; --make shure: Latency < inputs! ADD_LATENCY : integer := 6); Port ( --Control Signals clk : in std_logic;
in „Pipeline MAC-Unit: Problem mit Latency“ · FPGA, VHDL & Co. ·