-
PDF
Sonos_Play_One.pdf
3 2 R322 R310 R309 1M 10k 10k R311 PC817 1M I C R R178 R563 GNDI 1k? (was dead) A U303 R320 15R TL431 (AC156) 3k8 R546 R68 R312 62k 110R 1M D305 GND ES1D GND R325 IC1 1M TLVH431 (Y3TS) 1 8 D307 1.24V Ref 2 GND GATE 7 3 FB VDD 6 4 NC SNS 5 S1M R348 HV VIN R C 26k8 R564 U304 C340 I FAN6751MR 223k A GNDI
in „Sonos Play 1: FAN6751“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
TF5000CI.pdf
A. 1 6.3. SMPS : ORTP-826 (HDAD30W701) Part Location Part number Name Number Shunt regulator U2 KA431A (AZ431BZ-B) SPS U1 KA1M0380R (KA5M0365R) 3.3V regulator U3 KA278R33 - See the Pin description Section -- A. 1 22 7. Schematic Diagrams 7.1. Schematic diagram of Front Board - See the Schematic Diagram
in „CPU SAA7219 per Jtag auf Basis FT2232H ansprechen - Tool schreiben“ · PC Hard- und Software ·
-
PDF
asus-p701-unlocked.pdf
AM21 SM_CKE0 M H_D#39 HD38# [18,19] MA_CKE1 SM_CKE1 H_D#40 R8 HD39# T AH21 SM_CKE2 BM_BUSY# J23 N_EXT_TS#0 PM_BMBUSY# [15] H_D#41 U8 HD40# AK21 SM_CKE3 R M EXT_TS0# J21 N_EXT_TS#1 H_D#42 R4 HD41# S HCLKN AB1 CLK_BCLK_MCH# [7] D EXT_TS1# H22 T4 HD42# O HCLKP AB2 CLK_BCLK_MCH [7] [18,19] MA_CS#0 AN16 SM_CS0
-
PDF
01_ArchitectureExplorationofHigh-PerformanceFloating-PointFusedMultiply-Add.pdf
major improvement in latency M CMx M (163 Bit) + ShiftedMA 12 Bit 110 Bit Mantissa (+ 10 Carry Bits)ts for Rounding Exponent (+5 Carry Bits) Figure 8: Complete floating-point format with PCS mantissa 385 Bit unnormalized Mantissa (7 x 55 Bit) 0 product C M ▯ B M This yields 110b+163b+110b = 383b, rounded
in „Pipeline MAC-Unit: Problem mit Latency“ · FPGA, VHDL & Co. ·
-
PDF
GPS-Compendium_Book__GPS-X-02007_.pdf
identical, but rather differ by a value of t0, an incorrect travel time is measured. Figure 83 depic ts the procedure of determining the travel time error (c.f. Figure 78). The two diff erent time scales used are: GPS Time for the signal transmission time Receiver Time for the signal arrival time.
in „Verschlüsselte Militär(?)daten innerhalb des GPS-Signals“ · HF, Funk und Felder ·