-
Datei
main.vhd
den bus übernommen hat. IF NOT (lad_in = x"0") THEN ERROR <= '1'; -- wenn nein, von vorne END IF; WHEN 29 => eprom_clk <= '0'; -- 14. clock, DATA1 ERROR <= '0'; WHEN 30 => eprom_clk <= '1'; -- 1. hälfte des Bytes data(3 DOWNTO 0) <= lad_in; WHEN 31 => eprom_clk <= '0'; -- 15. clock, DATA2 WHEN 32 =>
-
PDF
Inrush_Current.pdf
some cases, it's best to apply power when the mains is at its maximum value (peak of RMS = nominal voltage × 1.414), and with others it's far better to apply power as the AC waveform passes through zero volts. Iron core transformers are at their best behaviour when the mains is switched on at the peak of the waveform, while electronic loads (rectifier followed by a filter capacitor for example) prefer to be switched on when the AC waveform is at zero volts. This
in „Was ist ein Entlötwiderstand (10Ω, 10W) ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AN443.pdf
string D1, D2, ....Dn is The maximum imbalance in blocking voltage R and the voltages across the when n diodes are connected in series occurs diodes are respectively V1,V2;....Vn. when (n-1) diodes have the maximum leakage current and one diode D1 has the lowest possible leakage current. In this case
in „Dioden in Reihe, Ausgleichswiderstände“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
_MatchPort_UG.pdf
when it receives a specific start character from the serial port. The default start character is carriage return. Manual Connection: Attempts to connect when directed by a command string received from the
in „Matchport b/g mit PC verbinden“ · PC Hard- und Software ·
-
Datei
LTC1407.vhd
Zählerstand 32 gespeichert sr <= sr(sr'left-1 downto 0) & sdo; -- Zustände auswerten case cnt is when 0 => conv <= '1'; when 1 => conv <= '0'; when 3 => if (store='1') then nWE <= '0'; end if; when 4 => if (store='1') then nWE <= '1'; end if; doADC <= frc; acnt <= acnt+1; -- Autoincrement when 32 =>
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
Datei
main.vhd
when 38 => usb_WR <= '1'; when 39 => usb_WR <= '0'; when 40 => eprom_clk <= '0'; -- fals error ab hier weiter eprom_lframe <= '0'; when 41 => eprom_clk <= '1'; when 42 => eprom_clk <= '0'; when 43 => eprom_clk
-
Datei
synthese.txt
20 ns; end if; when Z2=> if E ="10" then FOLGE_Z<=Z3 after 20 ns; elsif E="01" then FOLGE_Z<=Z1 after 20 ns; else FOLGE_Z<=Z0 after 20 ns; end if; when Z3=> if E ="01" then FOLGE_Z<=Z1 after 20 ns; else FOLGE_Z<=Z0 after
-
PDF
BC337-D.PDF
3.43 --- STYLES ON PAGE 2 DOCUMENT NUMBER: 98AON52857E Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: TO−92 (TO−226) 1 WATT PAGE 1 OF 2 ON Semiconductor and are
in „Grundlagenproblem Transistor?“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
source.txt
<= 30; --Zählvariable falls bei Einschaltvorgang in when3 gesprungen wird switch <= '0'; --bzw. im Zustand 3 kein BusyADC high kommt state_ADC <= 3; --Warten auf busyadc high, wenn 'high' Wandlung gestartet when 3 => Zustand <= "0011"; timeout2 <= 30; --Zählvariable
-
Datei
ManchesterEncoder.Vhd
+ 1; end if; case act_data_idx is when "0000" => data_reference <= data_input(0); when "0001" => data_reference <= data_input(1); when "0010" => data_reference <= data_input(2); when "0011" => data_reference <= data_input(3); when "0100" => data_reference <= data_input(4); when "0101" => data_reference <= data_input(5); when "0110" => data_reference <= data_input(6); when "0111" => data_reference <= data_input(7); when "1000" => data_reference <= parity; when others => data_reference
-
Datei
tb_sopeop.vhd
COMPONENT; --Inputs signal CLK : std_logic := '0'; signal DATA_IN : std_logic_vector(7 downto 0) := (others => '0'); signal SCHALTER : std_logic_vector(9 downto 0) := (others => '0'); --Outputs signal SOP : std_logic; signal EOP : std_logic; signal DATA_OUT : std_logic_vector(7 downto 0); signal cnt : unsigned (7 downto 0) := (others => '0'); BEGIN -- Instantiate the Unit Under Test (UUT) uut: sopeop PORT MAP ( CLK => CLK, SOP => SOP, EOP => EOP, DATA_IN => DATA_IN, DATA_OUT => DATA_OUT, SCHALTER => SCHALTER ); CLK <= not CLK after
-
Datei
FSM.vhd
<= '1'; n_clr <= '1'; n_blank <= '1'; cnt <= "00"; if start = '1' then state <= write; end if; when write => data <= data_array(index)(6 downto 0); adr <= adr_array(index)(1 downto 0); cnt <= cnt +1; state <= pulse; when pulse => n_wr <= '0'; state <= pulse_end; when pulse_end => n_wr <= '1'; if cnt =3 then state <= stop; else state <= write; end if; when others => state <= stop; end case; end if; end process; end Behavioral;
-
PDF
DEM240128BFYH-LY.PDF
PAGE: 8 DEM240128B FYH-LY Product Specification 8-2-4 COMMON DRIVER APPLICATION TIMING Figure5.0 (1) When in single-type interface mode D1 = >D2_DL (SHL = L), D4_DR (SHL = H) D0 = >D4_DT (SHL =L), D2_DL (SHL = H) (2) When in dual-type interface mode D1 = >D2_DL and D3_DM (SHL = L), D4_DR and D3_DM (SHL
in „glcd DEM240128B mit S6B2086X1 Controller (240x128px), wie ansteuern?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
godsdebris.pdf
generally punishes evildoers. Since most criminals are captured and jailed, overall the people who hurt others tend to pay. So evil does exist and, on average, it is punished. “Life has a feel and flow to it. Usually you know instinc- tively when you are working with probability on your side and when you are fighting it. When you take your education seri- ously,forexample,youaregreatlyincreasingyourprobabilityof contributing to God’s reassembly. When you love and respect others and procreate responsibly, you are living within
in „Scott Adams ist tot“ · Offtopic ·
-
PDF
atmel-42559-differences-between-atmega328p-and-atmega328pb_applicationnote_at15007.pdf
for output. The outputs of the Output Compare units (OC3B and OC4B) overrides the normal PORTD2 bit when one of them is enabled (that is, when COMnx1:0 is not equal to zero). When both OC3B and OC4B are enabled simultaneously, the modulator is automatically enabled. 2.4. USART ATmega328PB has one additional
in „ATmega328p: timestamp beim Flashen ohne Zusatzhardware?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT15007.pdf
for output. The outputs of the Output Compare units (OC3B and OC4B) overrides the normal PORTD2 bit when one of them is enabled (that is, when COMnx1:0 is not equal to zero). When both OC3B and OC4B are enabled simultaneously, the modulator is automatically enabled. 2.4. USART ATmega328PB has one additional
in „ATMega328PB lässt sich nur noch programmieren. Sonst keine Funktion mehr“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
avr446.pdf
machine for timer interrupt move>1 STOP end move=1 DECEL ACCEL decelerate max speed decelerate RUN When the application starts or when the stepper motor is stopped the state-machine remains in the state STOP. When setup calculations are done, a new state is set and the timer interrupt is enabled. When
in „Schrittmotor Softstart“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR446_Linear_speed_control_of_stepper_motor.pdf
machine for timer interrupt move>1 STOP end move=1 DECEL ACCEL decelerate max speed decelerate RUN When the application starts or when the stepper motor is stopped the state-machine remains in the state STOP. When setup calculations are done, a new state is set and the timer interrupt is enabled. When
in „rampenbrechnung für schrittmotor“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8017.pdf
machine for timer interrupt move>1 STOP end move=1 DECEL ACCEL decelerate max speed decelerate RUN When the application starts or when the stepper motor is stopped the state-machine remains in the state STOP. When setup calculations are done, a new state is set and the timer interrupt is enabled. When
in „Atmel Appnote AVR446 Hilfe lineare Geschwindigkeit“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR446.pdf
machine for timer interrupt move>1 STOP end move=1 DECEL ACCEL decelerate max speed decelerate RUN When the application starts or when the stepper motor is stopped the state-machine remains in the state STOP. When setup calculations are done, a new state is set and the timer interrupt is enabled. When
in „Atxmega Timer“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
usb.vhd
clk) THEN IF enable = '0' THEN debug <= '0'; IF counter = 1250 THEN counter := 0; CASE pointer IS WHEN 0 => Tx <= '0'; pointer := 1; WHEN 9 => Tx <= '1'; pointer := 10; WHEN 1 TO 8 => Tx <= data(pointer-1); pointer := pointer + 1; WHEN 100 => Tx <= '1'; pointer := 0; WHEN others => Tx <= '1'; pointer
in „Lattice MachXO3 Starter Kit: RS232“ · FPGA, VHDL & Co. ·
-
Datei
fsm.vhd
11" then next_state <= B1; elsif ain = "10" then next_state <= C1; else next_state <= A1; end if; when B1 => if ain = "00" then next_state <= B11; next_yout <= '1'; elsif ain = "01" then next_state <= A1; elsif ain = "10" then next_state <= C1; else next_state <= B1; end if; when C1 => if ain = "00"
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
PDF
50052T01e_01_110902.pdf
0DB4 1DB4 … nDB4 D2 CD2 0DB3 1DB3 … nDB3 D1 CD1 0DB2 1DB2 … nDB2 D0 CD0 0DB1 1DB1 … nDB1 CD: 5CH when writing memory 5DH when reading memory When writing memory, nDR0 is set to nDR5, and nDB0 is set to nDB5. x: Invalid data ("H" or "L") SEIKO EPSONç ç Product NumbL2F50052T01 Document NumbMP02049 Page
in „The Siemens S65 132x176, 65536 color display with AVR“ · Projekte & Code ·
-
PDF
NCP380-D.PDF
SOLDERRM/D. products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB14888C Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: TSOP−6 PAGE 1 OF 1 onsemi and
in „5V USB 500mA Begrenzung“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
1bitAlu.vhd
end if; else AV := '0'; end if; if ENB = '1' then BV := B; else BV := '0'; end if; case F is -- AND when "00" => Y <= AV AND BV; -- OR when "01" => Y <= AV OR BV; -- NOT B when "10" => Y <= NOT BV; -- A + B when "11" => SUM := ("0"&AV) + ("0"&BV) +("0"&Cin); Y <= SUM(0); Cout <= SUM(1); when others =>
-
Datei
input_handler.vhd
downto 0); begin STATES: process(uCsend,dataINP,clk) begin if rising_edge(clk) then case STATE is when IDLE => if uCsend = '1' then STATE <= AQ_DATA; end if; when AQ_DATA => xSegment_output_par <= dataINP & xSegment_output_par(27 downto 1); STATE <= DATA_REC; when DATA_REC => xACK <= '1'; STATE <= uC_ACK; when uC_ACK => if uCsend = '0' then xACK <= '0'; STATE <= IDLE; end if; when others => STATE <= IDLE; end case; end if; end process; Segment_output_par <= xSegment_output_par; ACK <= xACK; end Behavioral
-
Datei
buzzer_v1.vhd
<= 0; out_bit <= '0'; elsif (clk'event and clk = '1') then if (clk_div10 = 9) then case state is when 0 => cnt <= cnt + 1; if (cnt = 4194303) then state <= 1; end if; if (clk_div /= c2) then clk_div <= clk_div + 1; else clk_div <= 0; out_bit <= not out_bit; end if; when 1 => cnt <= cnt + 1; if (cnt
in „Berechnung einer Frequenz aus constant-std_logic_vector“ · FPGA, VHDL & Co. ·
-
Datei
Kaffeeautomat_V1c.vhd
when rising_edge(clk); Pr1Esr <= Pr1Esr(3 downto 0) &Pruefer1Euro when rising_edge(clk); Pr2Esr <= Pr2Esr(3 downto 0) &Pruefer2Euro when rising_edge(clk); -- Flankenerkennung Pr50C <= '1' when Pr50Csr(4 downto 1) = "0111" else '0'; Pr1E <= '1' when Pr1Esr(4 downto 1) = "0111" else '0'; Pr2E <= '1' when Pr2Esr(4 downto 1) = "0111" else '0'; process begin wait until rising_edge(clk); -- default: nichts ausgeben Rueckgeld50Cent <= '0'; Rueckgeld1Euro
-
Datei
blaster.vhd
state, bitcount, ioshifter, do_output) BEGIN CASE state IS -- ============================ INPUT WHEN wait_for_nRXF_low => IF nRXF='0' THEN next_state <= set_nRD_low; ELSE next_state <= wait_for_nRXF_low; END IF; WHEN set_nRD_low => next_state <= keep_nRD_low; WHEN keep_nRD_low => next_state <= latch_data_from_host
-
PDF
DatenblattDisplay.pdf
to get into viewing Rejected √ area. MODULE No. : AVD-TT70WS-CN-010-A Rev No. : C P. 23 12.6.3.5 Others No. Item Description Accepted criterion MAJ. MIN. Invisible when power Assembly Dot/linear stain after assembly 12.6.3.5.1 foreign backlight and diffuse film on->OK √ material TP assembly fogy stain
in „Display zeigt Fehler in Spalten auf halben Bildschirm“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GRM31C5C1E474JE01_01A-1987703.pdf
soldering, etc. Please note, as stress may be applied to the chips by forcibly flattening the board when tightening the screws. GRM31C5C1E474JE01-01A 21 ■Others 1. Useful Life time of MLCC [ For general application use ] Murata's General MLCC products are designed for use in devices with a typical lifetime
in „KerKos: wie empfindlich gegen Überspannung?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AVR040_EMC_Design_Considerations.pdf
human body. V is a high-voltage power supply, and R the series S C resistance of this power supply. When the switch S is connected to R ,Cthe capacitor is charged. When the switch S is connected to R , Dhe capacitor is discharged through R D and the device under test, which is connected to or placed near
in „Anfängerfrage: Wofür Kondensatoren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EMC_Design_Consideration_AVR_doc1619.pdf
human body. V is a high-voltage power supply, and R the series S C resistance of this power supply. When the switch S is connected to R ,Cthe capacitor is charged. When the switch S is connected to R , Dhe capacitor is discharged through R D and the device under test, which is connected to or placed near
in „Servo Ansteuerung mit ATMega128“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
App83.pdf
. Data is transferred over the RD and TD sig- Data Carrier Detect (DCD): This signal is turned ON when the DCE is receiving a signal from a remote DCE nals. 7. When the transfer of data has been completed, the which meets its suitable signal criteria. This signal remains ON as long as the a suitable
in „RS232 Protokoll“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
BT656.vhd
(2)="00000000" and tv_buff(1)="00000000" and tv_buff(0)="10110110")then videostate<= VS2; end if; when VS2=> venable<='0'; ----wait for vertical sync of field2 if(tv_buff(3)="11111111" and tv_buff(2)="00000000" and tv_buff(1)="00000000" and tv_buff(0)="11110001")then videostate<=SAV2; end if; when SAV2
in „Timing Requierement not met.Das System funktioniert nicht“ · FPGA, VHDL & Co. ·
-
Datei
X_Latch.vhd
STD_LOGIC ; signal MEMWR : STD_LOGIC; begin -- tep. Signal um Schreibweise zu vereinfachen MEMRD <= '0' when MREQ = '0' AND RD = '0' AND Reset = '1' ELSE '1'; MEMWR <= '0' when MREQ = '0' AND WR = '0' AND Reset = '1' ELSE '1'; -- Modul 1 Latch auf IO-PORT 14H Latchout <= (others => '0') when (Reset = '0') else DB when (ADR7 = "00010100" AND IORQ = '0' AND WR = '0') else Latchout ; -- CS ROM wenn Modul1 ROM & Basic ROM CSROM <= MEMRD when ((ADR15="1110" OR ADR15="1111") AND Latchout(0)='1') -- X-ROM OR ( ADR15(15)
in „VHDL Newbie -->Kontrolle VHDL COde“ · FPGA, VHDL & Co. ·
-
Datei
AD7961.vhd
is when 0 => dataregister(15) <= data_in_synced(1); when 1 => dataregister(14) <= data_in_synced(1); when 2 => dataregister(13) <= data_in_synced(1); when 3 => dataregister(12) <= data_in_synced(1); when 4
in „ADC IP für AD7961 funktioniert nach synthese nicht“ · FPGA, VHDL & Co. ·
-
PDF
CAT4104.pdf
and Mounting Techniques Reference Manual, SOLDERRM/D. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON34336E Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: TDFN8, 2X3, 0.5P PAGE 1 OF 1
in „ATtiny85, energiesparende Schaltung mit PIR und LED FadeIn/FadeOut (Newbie)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
PIC-Fahrendstufe-SPI-Decoder.vhd
ChipClk'event and ChipClk='1') then -- elsif rising_edge(ChipClk) then -- else case ChipEnable is when "000" => DEC_SDO <= SPI_SDI(0); when "001" => DEC_SDO <= SPI_SDI(1); when "010" => DEC_SDO <= SPI_SDI(2); when "011" => DEC_SDO <= SPI_SDI(3); when others => DEC_SDO <= '0'; end case; -- -- .. -- END
-
Datei
bitcnt.vhd
Input'Length / SliceWidth -1; begin process(Clock) begin if Clock'Event and Clock = '1' then case State is when stIdle => BitCount <= 0; Counter <= 0; if Start = '1' then State <= stCounting; end if; when stCounting => BitCount <= BitCount + BitSlice; if Counter < Counter'High then Counter <= Counter +1; else
-
PDF
MW-BIC-2200.pdf
,islanding protection. 8 Fault Low (-0.5 ~ 0.5V) : When Vac≧80%±5% and when power supply work normally. The maximum sourcing current is 4mAand only for output. (Note.1) High (4.5 ~ 5.5V) : When the internal temperature exceeds the limit of temperature alarm, or when any of the fans fails. 9 T-ALARM Low (-0.5 ~ 0.5V) : When the internal temperature is normal, and when fans work normally. The maximum sourcing current is 4mAand only for output(Note.1) 10 NC -----
in „LifePo4 mit Labornetz laden und gleichzeit entladen“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
READERWindowDetect.vhd
process next_state <= WAIT_ENABLE_END; end if; when others => next_state <= WAIT_ENABLE; end case; end process; -- Fenstergrenzen erkennen WS_flag <= '1' when STEP_COUNT = WINDOW_START else '0'; WE_flag <= '1' when STEP_COUNT = WINDOW_END else '0'; MS_flag <= '1' when STEP_COUNT = MASK_START else '0'; ME_flag <= '1' when STEP_COUNT = MASK_END else '0'; WE_VALID_flag <= '0' when WINDOW_END = "00000000000000" else '1'; MS_VALID_flag <= '0' when MASK_START = "00000000000000
in „Xilinx FPGA: Serial Data Reader erweitern - Platzproblem?“ · FPGA, VHDL & Co. ·
-
PDF
gro_es_Datenblatt_Display.pdf
conditions. - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated. Storage Precautions When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
in „HD44780 kompatibles Display - Initialisierung klappt nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ug_m10_config.pdf
Provides the steps to program the .pof using Intel Quartus Prime Programmer. 2.1.2.3.1 ISP Clamp When a normal ISP operation begins, all I/O pins are tri-stated. For situations when the I/O pins of the device should not be tri-stated when the device is in ISP operation, you can use the ISP clamp feature
-
Datei
jtag_logic.vhd
wait_for_nRXF_low; -- read next byte from host END IF; -- ============================ OUTPUT BYTE TO HOST WHEN wait_for_nTXE_low => IF nTXE = '0' THEN next_state <= set_WR_high; ELSE next_state <= wait_for_nTXE_low; END IF; WHEN set_WR_high => next_state <= output_enable; WHEN output_enable => next_state <= set_WR_low; WHEN set_WR_low => next_state <= output_disable; WHEN output_disable => next_state <= wait_for_nRXF_low; -- read next byte from host WHEN OTHERS => next_state <= wait_for_nRXF_low; END CASE; END PROCESS
-
PDF
STK5Q4U362J-E-D.PDF
shows the effect of cross-conduction prevention. 2. This section of the timing diagram shows that when thDDvdecreases sufficiently all gate output signals will go low, switching off all six IGBTs. When the DDlrises sufficiently, normal operation will resume. 3. This section shows that when the bootstrap vdrops, the corresponding high side output (U or V or W) is switched off. BS When VBSrises sufficiently, normal operation will resume. 4. This section shows that when the voltage on ITRIP exceeds the threshold, all IGBT’s are turned off. Normal operation resumes later after the over-current
in „Ersatz für ON-Semi STK5Q4U362J-E / STK5Q4U363J-E bzw. passt da NFAQ1060L33T / NFAQ1060L36T“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
OpAmp_MC3407x_KapazitiveLast.pdf
and Mounting Techniques Reference Manual, SOLDERRM/D. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON38696E Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: WQFN10 2.6X2.6, 0.5P PAGE 1
in „Push/Pull in spannungsgeregelter Stromquelle / Frage zur Auslegung“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DEM20487SYH-LY.pdf
Note: In application module, J2=J4= open and J3=J5=closed 6-1-2.The metal-bezel should be on ground when the J1 is solder-Bridge. Note: In application module, J1=closed 6-1-3.The LED resistor should be bridged when the J6 is solder-Bridge. Note: In application module, J6=open 6-1-4.The R7 and the R8 are
in „LCD=DEM20487SYH-LY wie initialisiren HILFE!“ · PC Hard- und Software ·
-
PDF
AppNote_Atmel_RTC.pdf
less than a second after Power-up. Care must be taken when changing to asynchronous operation. See the data sheet for detailed instructions. When updating the Timer Register the data is transferred to a temporary register and latched after two external clock
in „Atmel AVR Controller mit integrierter RTC“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
LCD_daten.vhd
cs <='1'; o_cs <= '1'; FSM: process ( clk ) begin if rising_edge(clk) then case current_state is when S0 => if zaehler1 = 19 then rs <= '0'; rw <= '1'; current_state<= S1; end if; when s1 => if zaehler2 = 22 then rs <= '0'; rw <= '1'; csb <= '0'; e <= '1'; current_state<= s2; end if; when s2 => if zaehler3