-
Datei
version_1p3_assembler.lst
MOVX @DPTR,A 2376: 082D D2 18 SETB GTRD ;SAYS READ A BYTE 2377: ; 2378: 082F 20 14 17 BCHR: JB OTI,I_L ;EXIT IF TIMER INTERRUPT IN PROGRESS 2379: 0832 20 10 BC JB OTS,BR0 ;TEST TIMER VALUE IF SET 2380: 0835 30 16 11 BCHR1: JNB INTPEN,I_L ;SEE IF INTERRUPT PENDING 2381: 0838 20 11 0E JB INPROG,I_L ;DON'T
in „Basic für 80C31“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S1D13513.pdf
207 54 AB0 FPDAT16 208 COREVDD FPDAT17 53 O R O S O O S P P P P H H U D R W E e U R C O O C C O O C L L L L D D D D D D D V V V S W W M W R V N A S e R D CL V V D S C V V C S D V V D D V V 1 1 1 1 1 1 B B D S B B B B B B B B D S L 0 1 R S S R D D 1 T T e T P K D S D C O S S O C D S P D D P S 5 4 3 2
in „S1D113513 + AT91RM9200“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega2560_2561.pdf
39 40 41 42 43 44 45 46 47 48 49 50 7 7 3 4 C D 2 1 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 B H G G E C N L L L L L L L L L L D D D D D D D D ) ) ) ) S V G T T ) ) ) ) ) ) P P ) ) ) ) ) ) ) ) T T 2 1 R X X P P T 5 5 5 T 1 T T 1 1 T T I ( S S I I ( C C C I I I I C C ( ( C O O ( ( ( ( ( L A 1 1 ( ( / ( ( C D
in „Ethernet Buchse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega164_324_644_1284pa.pdf
Wake-up Sources in the Different Sleep Modes. Active Clock Domains Oscillators Wake-up Sources y a p l k d e s R u a o s n n r M t O e s S C C e l O l 0 h d 2 O I I a D C F I A A i r b e b 2 C I t e M P C T e t D l l l l l a o n i n T i W a i P E D D t o O Sleep Mode c c c c c M S E T E I P T M T S E
in „Hilfe bei AD-Wandler!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08MM128RM.pdf
module function. All memory mapped registers associated with the modules are clocked with BUSCLK. L L L A L A T X T X X E X E TOD Clock Check XOSC1 & Select XOSC2 OSCOUT2 OSCOUT1 L TPMCLK C I LPOCLK COP & DAC CMT VREF KBIx & FSPI1 SCI1 C 1 kHz CRC TPM1 GPIO SPI2 SCI2 M LPO TPM2 oscillator control MCGERCLK
in „Freescale s08mm128 und USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cyc_c5v1-1299412.pdf
routing scheme. Table 2–2. Cyclone Device Routing Scheme Destination c e c o n e t t k Source i o n e e l h r k n n B E a r t i r r M I E h t l t t t R n I T g c e I I K l w L R L D R C L M P C R LUT Chain — — — — — — v — — — — Register Chain — — — — — — v — — — — Local Interconne—t — — — — — v v v v v Direct
in „BMW Nightvision (FLIR PathfindIR) "Wärmebildkamera"“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD5933.pdf
F O 15 O 15 R R B E M B U 10 U 10 N N 5 5 0 6 0 0.95 0.96 0.97 0.98 0.99 1.00 1.01 1.02 - 0.290 0.295 0.300 0.305 0.310 0.315 0.320 0 3 2 VOLTAGE (V) 0 VOLTAGE (V) 5 0 Figure6.Range2OutputExcitationVoltageDistribution,VDD=3.3V Figure9.Range3DCBiasDistribution,VDD=3.3V Rev. C | Page 9 of 44 AD5933 30
in „Spannungsmessung bei der Impedanzspektroskopie“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MT6223C.pdf
▯ ▯ ▯ ▯ ▯ ▯ M15 ED14 IO External memory data bus 14 ▯ ▯ ▯ ▯ ▯ ▯ 21/352 MediaTek Inc. Confidential L17 ED15 IO External memory data bus 15 ▯ ▯ ▯ ▯ ▯ ▯ L16 ERD_B O External memory read strobe, active low ▯ ▯ ▯ ▯ ▯ ▯ L15 EWR_B O External memory write strobe, active low ▯ ▯ ▯ ▯ ▯ ▯ L14 ECS0_B O External
in „GSM-Modul (SIM908) nur analoge Ausgänge für Anruf?“ · HF, Funk und Felder ·
-
PDF
slod006b.pdf
VOLTAGE AMPLIFICATION AND PHASE SHIFT VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE vs FREQUENCY 0° 16 l 100 k i V 12 n / 10 k 30° V r V A m f – VD f e 8 D o 1 k 60° h g a a S l 4 n i s V i l 100 90° a t 0 - p Phase Shift P p g m u –4 a e 10 120° O L a – –8 – l ÁÁOO V V 1 150° V –12 Á A ÁÁ 0.1 180° –16
in „Einfache Verstaerkerschaltung mit OP“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
OP_Amps_for_slod006b.pdf
VOLTAGE AMPLIFICATION AND PHASE SHIFT VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE vs FREQUENCY 0° 16 l 100 k i V 12 n / 10 k 30° V r V A m f – VD f e 8 D o 1 k 60° h g a a S l 4 n i s V i l 100 90° a t 0 - p Phase Shift P p g m u –4 a e 10 120° O L a – –8 – l ÁÁOO V V 1 150° V –12 Á A ÁÁ 0.1 180° –16
in „Vor- und Nachteile: Unipolare vs. Bipolare Spannungsversorgung bei OpAmps“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
802.3-2008_section2.pdf
reserved. 297 IEEE Std 802.3-2008 REVISION OF IEEE Std 802.3: Table 30–1a—Capabilities DTE Repeater MAU ) l l ) a n a a a o t n oi l a i l p o i td a r ) n o r p n ( y n n o t ) a t ) p t ( t t i ) c ( p d r o o a ( d t o i a a ( e ( a a p ) ( o t a b ( a p o g a t m r d ( a g p i m a l a C r p k c l i e t
in „Kommunikation uC mit PHY“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
merged.lst
LCD_ADR1 292: 012C 90 06 E8 MOV DPTR,#STRING1 293: 012F 12 06 18 LCALL LCD_SENDSTRING 294: ; Wartezeit 295: 0132 12 03 4E LCALL TIME ; Wartezeit 2 Sekunden 296: 0135 C2 95 CLR P1.5 297: 0137 C2 96 CLR P1.6 298: 0139 C2 97 CLR P1.7 299: 013B C2 90 CLR P1.0 300: ; Anzeige loeschen 301: 013D 12 05 BF FAK_U:
in „8051 Assembler + Linker für WINDOWS 10/11“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD7912_7922.pdf
12.5(1/f SCLK) + tACQ = 1 µs requirement of 290 ns for t ACQ . With t 2= 10 ns minimum,then t ACQ is 295 ns,which satisfies the In Figure 7,t ACQ is comprised of 2.5(1/f SCLK) + t10 t QUIET,where requirement of 290 ns for t ACQ. 10 = 30 ns maximum.This allows a value of 134 ns for t QUIET, satisfying the
in „Problem mit STM32 und AD7912“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Agilent_6000_Userguide.pdf
the Entry knob, the bit is highlighted in the Data string shown in the waveform area. 3 Press the L H X softkey to set the bit selected in the Bit softkey to L (low), H (high), or X (don't care). Repeat steps 2 and 3 to assign values for all bits. Resetting all bits in the serial data string to one value To reset all of the bit values in the serial data string to one value (L, H, or X): a Press the L H X softkey to select your reset bit value. b Press the Set all Bits softkey to reset the data string to the selected value. To use TV triggering TV triggering can be used to
in „Wittig(welec) DSO W20xxA Open Source Firmware (Teil2)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AF143086415692en-000101.pdf
type labelf origin D until week 35/2006 U until week 08/2010 K to N Slovenia: K until week 39/2012 L until week 34/2011 M until week 02/2012 N until week 02/2012 A, D, L,M, R, U Slovakia: A from week 01/2006 D from week 38/2006 L from week 45/2011 M from week 09/2012 R from week 01/2005 U from week
in „Kompressor für Campingkühlschrank - elektrischer Anschluss?“ · Fahrzeugelektronik ·
-
PDF
Danfoss_Katalog_BLDC_Compressors.pdf
type labelf origin D until week 35/2006 U until week 08/2010 K to N Slovenia: K until week 39/2012 L until week 34/2011 M until week 02/2012 N until week 02/2012 A, D, L,M, R, U Slovakia: A from week 01/2006 D from week 38/2006 L from week 45/2011 M from week 09/2012 R from week 01/2005 U from week
in „12V Kompressor Kühlbox - Steuerung defekt - eigenes Thermostat verwenden“ · Haus & Smart Home ·
-
PDF
GM47_Integrators_Manual_R1C.pdf
U10 SIM test TP5 TP4 SIM J11 J5 connector Holder 1 2 VCC 1 J12 1 2 SW8 SW1 r J10 J4 t 1 2 2 1 e r l n t a o SW9 e t n n f t i o f e a t r n l e c C p T n m A SW11 SW6 o t C y JP18 5 6 e S s 9 S 0 0 9 SW7 SW3 5 6 6 5 JP21 5 6 SW10 SW5 JP24 SW4 S DC Power NC/OFF/ON DCIO ON/OFF I U C Handset PCM MIC EAR
in „GM47 GSM Spannungsversorgung aus LiIo-Akku“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8209.pdf
POCRnSA 0 On-time A On-time B PSCOUTnA PSCOUTnB Dead-time A Dead-time B PSC cycle On-Time A = (POCRnRAH/L - POCRnSAH/L) × 1/Fclkpsc On-Time B = (POCRnRBH/L - POCRnSBH/L) × 1/Fclkpsc Dead-Time A = (POCRnSAH/L + 1) × 1/Fclkpsc Dead-Time B = (POCRnSBH/L - POCRnRAH/L) × 1/Fclkpsc Note: Minimal value for Dead-time
-
PDF
ATtiny841_Datasheet.pdf
Domains and Wake-up Sources in Different Sleep Modes Source Active Clock Domains Wake-up Sources d t l M u p ) k a e O r u ( c E g t d n P t e ( e l e S d p n a E I n T l I n r P L D c r a C / d I R S e a o kC kF kI kA a t T i P e D S I t Sleep Mode M S c c c c W I I P S R A U T O Idle X X X X X X X X
in „TOCPMSA1 und TOCPMCOE Verhalten beim Attiny 841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny441_841.pdf
Domains and Wake-up Sources in Different Sleep Modes Source Active Clock Domains Wake-up Sources d t l M u p ) k a e O r u ( c E g t d n P t e ( e l e S d p n a E I n T l I n r P L D c r a C / d I R S e a o kC kF kI kA a t T i P e D S I t Sleep Mode M S c c c c W I I P S R A U T O Idle X X X X X X X X
in „Suche nach ATtiny mit ADC und Gain > 20x“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Domains and Wake-up Sources in Different Sleep Modes Source Active Clock Domains Wake-up Sources d t l M u p ) k a e O r u ( c E g t d n P t e ( e l e S d p n a E I n T l I n r P L D c r a C / d I R S e a o kC kF kI kA a t T i P e D S I t Sleep Mode M S c c c c W I I P S R A U T O Idle X X X X X X X X
in „sleep und Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Domains and Wake-up Sources in Different Sleep Modes Source Active Clock Domains Wake-up Sources d t l M u p ) k a e O r u ( c E g t d n P t e ( e l e S d p n a E I n T l I n r P L D c r a C / d I R S e a o kC kF kI kA a t T i P e D S I t Sleep Mode M S c c c c W I I P S R A U T O Idle X X X X X X X X
in „Takt-Vorskalierungsregister beim Attiny841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
4 4 4 4 4 4 4 4 5 5 5 5 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 7 7 7 2 3 D 7 6 5 4 3 2 4 5 6 7 2 2 3 R T L s L L L T 4 5 6 7 0 1 2 3 4 4 1 0 P P G P P P P P P P P P P D S S D S P e P T T E P P P P / / / / D S P P 2 3 / S B A K B W B B B D S V V E D e S E X T 4 5 6 7 8 9 0 1 D S Q Q R R C L D D C R / _ _ _
in „Wie oft kann ein µC programmiert werden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
4 4 4 4 4 4 4 4 5 5 5 5 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 7 7 7 2 3 D 7 6 5 4 3 2 4 5 6 7 2 2 3 R T L s L L L T 4 5 6 7 0 1 2 3 4 4 1 0 P P G P P P P P P P P P P D S S D S P e P T T E P P P P / / / / D S P P 2 3 / S B A K B W B B B D S V V E D e S E X T 4 5 6 7 8 9 0 1 D S Q Q R R C L D D C R / _ _ _
in „Probleme beim Ansteuern eines EEPROM über SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny1614-16-17-DataSheet-DS40002204A_1_.pdf
...................................................................................................295 23.4. RTC Functional Description..................................................................................................... 295 23.5. PIT Functional Description............................
in „50% PWM für H-Brücke mit Attiny1614“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
Wake-up Sources in the Different Sleep Modes. Active Clock Domains Oscillators Wake-up Sources d r l t d M a i a e s O l c n c 0 g r R a H l E O d N a d E I r is P A D S C r r l , h A h r / y r w D C F I A A i u e a T n I t e M a C D h f D Sleep Mode c c c c c M S T En I P T M T S R A W O S B O (2)
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
No 2/2/2 16 2 Yes Yes PIC32MX340F512H 64 80 512/32 5/5/5 4 Yes No 2/2/2 16 2 Yes Yes PIC32MX320F128L 100 80 128/16 5/5/5 0 Yes No 2/2/2 16 2 Yes Yes PIC32MX340F128L 100 80 128/32 5/5/5 4 Yes No 2/2/2 16 2 Yes Yes PIC32MX360F256L 100 80 256/32 5/5/5 4 Yes Yes 2/2/2 16 2 Yes Yes PIC32MX360F512L 100 80
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
slau144j.pdf
cleared and the program continues execution in another path. SUB R5,COUNT ; COUNT - R5 -> COUNT JN L$1 ; If negative continue with COUNT=0 at PC=L$1 ...... ; Continue with COUNT>=0 ...... ...... ...... L$1 CLR COUNT ...... ...... ...... 92 CPU SLAU144J–December 2004–Revised July 2013 Submit Documentation
in „MSP430 Gleitkommazahl in Flash speichern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
family_guide.pdf
cleared and the program continues execution in another path. SUB R5,COUNT ; COUNT - R5 -> COUNT JN L$1 ; If negative continue with COUNT=0 at PC=L$1 ...... ; Continue with COUNT>=0 ...... ...... ...... L$1 CLR COUNT ...... ...... ...... 92 CPU SLAU144J–December 2004–Revised July 2013 Submit Documentation
in „MSP430 Output nur auf zwei von vier Pinnen möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD7190.pdf
Figure12.INL(Gain=1) 4 Disabled,Sinc Filter) 80 70 6 60 4 Y 50 N E ) 2 U 40 S E F R o F 30 0 p ( 20 L I –2 10 –4 0 0 0 0 0 0 0 6 6 7 7 7 8 8 8 8 8 8 8 –6 3 3 3 3 3 3 1 1 8 8 8 8 8 8 0 –0.020 –0.015 –0.010 –0.005 0 0.005 0.010 0.015 0.020 0 6 V (V) 6 CODE 0 IN 0 Figure11.NoiseDistributionHistogram(V REF
in „AD7190 Clock“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
avrdude_out.txt
. [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] . [00] @ [40] L [4c] r [72] ( [28] 7 [37] V [56] . [00] . [00] ` [60] L [4c] r [72] ( [28] 7 [37] V [56] . [00] . [00] . [06] . [00] . [00] . [00] . [10] . [00] . [00] . [00] 0 [30] @ [40] r [72] ( [28] 7 [37] V [56
in „avrdude braucht lange zum Beenden (Linux)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmel-8209-8-bit_AVR_ATmega16M1-32M1-64M1_Datasheet_1_.pdf
POCRnSA 0 On-time A On-time B PSCOUTnA PSCOUTnB Dead-time A De ad-time B PSC cycle On-Time A = (POCRnRAH/L - POCRnSAH/L) × 1/Fclkpsc On-Time B = (POCRnRBH/L - POCRnSBH/L) × 1/Fclkpsc Dead-Time A = (POCRnSAH/L + 1) × 1/Fclkpsc Dead-Time B = (POCRnSBH/L - POCRnRAH/L) × 1/Fclkpsc Note: Minimal value for Dead-time
in „Externer Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DW-65054-dg_at_2006--10_r17a.pdf
: <L2p>: Layer 2 protocol used between ME and TE. <L2p> Description “PPP” Point-to-Point Protocol for a PDP, such as IP <cid>: Integer. Specifies the particular PDP context definition. See the AT+CGDCONT
in „Wie mit GPRS über AT Commands verbinden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM8_Programming_Manual.pdf
(TIM1_CCR1H) . . . . . . . . . . . . . . . . 209 17.7.23 Capture/compare register 1 low (TIM1_CCR1L) . . . . . . . . . . . . . . . . . 209 17.7.24 Capture/compare register 2 high (TIM1_CCR2H) . . . . . . . . . . . . . . . . 210 17.7.25 Capture/compare register 2 low (TIM1_CCR2L) . . . . . . . . . .
in „STLINK V2 und China Boards“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc6462.pdf
E1 NWR1/NBS1/CFIOR K16 PB1 R13 PA10 A15 PB27 E2 NWR0/NWE/CFWE K17 PB2 R14 PA13 A16 GND E3 NRD/CFOE L1 D9 R15 PA17 A17 PB24 E4 SDA10 L2 D11 R16 GND B1 A20 E14 PB22 L3 D12 R17 PA18 B2 A18 E15 PB18 L4 VDDIOM T1 PC20 B3 A15 E16 PB15 L14 PA30 T2 PC23 B4 A13 E17 TDI L15 PA27 T3 PC26 B5 A11 F1 SDCKE L16 PA31
in „Externes SRAM + Atmel AT91SAM7SE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR_ATmega_328PB.pdf
. Figure 20-5 Output Compare Unit, Block Diagram DATA BUS (8-bit) TEMP (8-bit) OCRnxH Buf. (8-OCRnxL Buf. (8-bit) TCNTnH(8-bit) TCNTnL(8-bit) OCRnx Buffer (16-bit Register) TCNTn (16-bit Counter) OCRnxH (8-bit) OCRnxL (8-bit) OCRnx (16-bit Register) = (16-bit Comparator ) OCFnx (Int.Req.) TOP Waveform
in „ATmega328PB: UART(MC) empfängt falsche Daten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MEGA48V_88V_168V.pdf
and wake-up sources in the different sleep modes. Active clock domains Oscillators Wake-up sources r l t n e M H c a i d a g r 2 R O P L I D A c n s b T a d t e P d C T r l kF c l l i e o a I c a a i E e A D t c c c c a r e e 1 in I m T M r W O M o i T p T P Sleep mode s T I S Idle X X X X X (2) X X X
in „analog comparator interrupt probleme mit atmegas“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AtMega644P_Datasheet.pdf
the Different Sleep Modes. Active Clock Domains Oscillators Wake-up Sources d s e p k c d g e R r H l d s d a n d M t / U A C Y C c l r l 0 h d h r O I r C F I A A i u a e a 2 C I t e M P C T e Sleep Mode l l l l l a o n i n N i W a i P E D D t c c c c c M S E T E I P T M T S E A W O Idle X X X X X(2
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega644.pdf
the Different Sleep Modes. Active Clock Domains Oscillators Wake-up Sources d s e p k c d g e R r H l d s d a n d M t / U A C Y C c l r l 0 h d h r O I r C F I A A i u a e a 2 C I t e M P C T e Sleep Mode l l l l l a o n i n N i W a i P E D D t c c c c c M S E T E I P T M T S E A W O Idle X X X X X(2
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
W25Q256JW_SPI_RevJ_03102021_Plus.pdf
D0) Global Block Lock 7Eh Global Block Unlock 98h Read Block Lock 3Dh A31-A24 A23-A16 A15-A8 A7-A0 (L7-L0) Individual Block Lock 36h A31-A24 A23-A16 A15-A8 A7-A0 Individual Block Unlock 39h A31-A24 A23-A16 A15-A8 A7-A0 Erase / Program Suspend 75h Erase / Program Resume 7Ah Power-down B9h Enter 4-Byte
-
PDF
drm001.pdf
4 x BUSDES = 9.830400E6 N = (1x9.830400E6)/32.768E3 = 300 10 = 12C 16 VCO Linear range multiplier, L L = F /(2 x f ) VCLK NOM where fNOM = 38.4kHz, F VCLK= 9.830400E6 and E = 1 L = 9.830400E6/(2 x 38.4E3) = 128 10 = 8016 NOTE: E = 1 from frequency range table in the MC68HC908GP32 Technical Data. 5.3
in „AVR ATTiny84A mit C++ Werte an bestimmte Speicherstelle schreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10398_-_LPC11xx_UserManual.pdf
8 HVQFN33 LPC1112FHN33/102 LPC1100L 16 kB 2 kB 1 1 1 - yes 8 HVQFN33 LPC1112FHN33/201 LPC1100 16 kB 4 kB 1 1 1 - no 8 HVQFN33 LPC1112FHN33/202 LPC1100L 16 kB 4 kB 1 1 1 - yes 8 HVQFN33 LPC1113 LPC1113FHN33/201 LPC1100 24 kB 4 kB 1 1 1
in „Cortex-M UART im Polling-Betrieb“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
Prescaler for Timer/Counter0 clkI/O clk T0S 10-BIT T/C PRESCALER Clear TOSC1 / 2 4 8 6 4 0 S /S / / 0 lT T T 0 0 / c l l kT kT T AS0 c c c c l c PSR0 0 CS00 CS01 CS02 TIMER/COUNTER0 CLOCK SOURCE clkT0 The clock source for Timer/Counter0 is named clk T0. clkT0 is by default connected to the main system
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CPU12RM.pdf
L B TMP2L⇒ CCR $00:CCR ⇒ D 4 $00:A ⇒ D $00:B ⇒ D TMP3 ⇔ D D ⇔ D X ⇔ D Y ⇔ D SP ⇔ D B ⇒ CCR $00:A ⇒ X $00:B ⇒ X $00:CCR ⇒ X 5 X L A XL⇒ B X L CCR TMP3 ⇔ X D ⇔ X X ⇔ X Y ⇔ X SP ⇔ X 6 $00:A ⇒ Y $00:B ⇒ Y
in „HCS12 CPU Disassembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
A8) (OC1A) PB5 15 34 PG1 (RD) (OC1B) PB6 16 33 PG0 (WR) 1 1 1 2 2 2 2 2 2 2 2 2 2 3 3 3 7 3 4 T C D L L 0 1 2 3 4 5 6 7 P P G P S V G A A P P P P P P P P C 2) 2) E X X 0 1 2 3 1 1 1 0 1 (2 (1 R T T T T P K T ( O S S / / / / ( X N / O O L A 1 1 / A A ( ( C D D D N C C ( ( R T C R ( ( ( X ( ( (NC = Do
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SAM-V71Q-SAM-V71N-SAM-V71J_Datasheet.pdf
0 E A S A M M S V M 1 7 [ - D t A s A e S 1 H - E c E 6 ] 7 F 3 8 g . u r e - S B A S 1 e m A . e l l M o 4 S a c 0 V A b k E 7 M e A 1 D A D V - i R A 1 1 a - T 1 o g A A 4 r r M S 4 d a 7 H p e m - E n a a E B l s T System Controller l d e ] TST c t XIN Voltage k o 2 XOUT 3Crystal Regulator D n O
in „Atmel SAMV71 CAN FD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at91rm9200.pdf
for 256-ball BGA Package (Continued) Pin Signal Name Pin Signal Name Pin Signal Name Pin Signal Name L1 GND N2 A5 P13 D15 T7 NWR1/NBS1/ CFIOR L2 HDPB N3 A9 P14 PC26 T8 SDWE L3 HDMB N4 A4 P15 PC27 T9 GND L4 A6 N5 A14 P16 VDDIOM T10 VDDCORE L5 GND N6 SDA10 P17 GND T11 D9 L6 VDDIOP N7 A8 R1 GND T12 D12 L12 PC10 N8 A21 R2 GND T13 GND L13 PC15 N9 NRD/NOE/CFOE R3 A18 T14 PC19 L14 PC2 N10 RAS R4 A20 T15 PC21 L15 PC3 N11 D2 R5 PC8 T16 PC23 L16 VDDCORE N12 GND R6 VDDIOM T17 PC25 L17 PLLRCA N13 PC28 R7 NCS3/SMCS U1 VDDCORE M1 VDDIOM N14
in „S1D113513 + AT91RM9200“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7593.pdf
.1B) PB6 16 33 PE0 (WR) 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 1 1 1 2 2 2 2 2 2 2 2 2 2 3 3 3 7 4 5 T C D L L 0 1 2 3 4 5 6 7 B E E E V N A A D D D D D D D D ) ) ) E G X X ) ) ) ) ) ) ) ) C C C R T T T T P K T T C S S I I I I I C ( ( O T T L A 1 1 ( ( A 4 5 C D D D . T T B / R ( O ( ( 0 2 ( 7 C C T ( ( I P
in „Problem mit dem TC4469“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATTINY_3216_DB.pdf
respective Strobe bit in the appropriate Channel Strobe register: • Software events on asynchronous channel l are initiated by writing a ‘1’ to the ASYNCSTROBE[l] bit in the Asynchronous Channel Strobe (EVSYS.ASYNCSTROBE) register • Software events on synchronous channel k are initiated by writing a ‘1’ to the
in „Attiny 3216 QTouch Funktion“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
A20_user_manual_v1.3_20141010.pdf
Read/ Bit Write Default/Hex Description Disables write access to some secure GIC registers. 7:6 / / / L2_RST. L2 Reset.(SCU global reset) 5 R/W 0x1 0: Apply reset to shared L2 memory system controller. 1: Do not apply reset to shared L2 memory system controller. L2_RST_DISABLE. 4 R/W 0x0 Disable automatic L2 cache invalidate at reset: 0: L2 cache is reset by hardware. 1: L2 cache is not reset by haredware. 3:2 / / / L1_RST_DISABLE. L1 Reset Disable[1:0]. 1:0 R/W 0x0 0: L1 cache is reset by hardware. 1:
in „DDR3 RAM Datenleitung beliebig anschliessen“ · Mikrocontroller und Digitale Elektronik ·