-
PDF
Atmel-8072-Using-the-XMEGA-Clock-System_ApplicationNote_AVR1003.pdf
Once enabled, a DFLL provides continuous calibration of its oscillator based on the clock reference. When entering sleep mode, the current state is frozen and the calibration loop continues from where it stopped when exiting from sleep mode again. If a DFLL is disabled, the current calibration value for
in „ATXMEGA384C3-AU ADC mist ungenau“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lcd_2x16_spec.pdf
CGRAM (DR to DDRAM or CGRAM) 1 1 Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR) Busy Flag (BF) When the busy flag is 1, the controller LSI is in the internal operation mode, and the next instruction will not be accepted. When RS=0 and R/W=1, the busy flag is output toThe next instruction must be written
in „2x16 LCD PROBLEM“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
2723615.pdf
CGRAM (DR to DDRAM or CGRAM) 1 1 Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR) Busy Flag (BF) When the busy flag is 1, the controller LSI is in the internal operation mode, and the next instruction will not be accepted. When RS=0 and R/W=1, the busy flag is output toThe next instruction must be written
in „Winstar WH1602B Initialisierung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GD32F3x0_RM_v1.0.pdf
[4:0] is to be compared and all others are ignored 0x6: SSC[5:0] is to be compared and all others are ignored 0x7: SSC[6:0] is to be compared and all others are ignored 0x8: SSC[7:0] is to be compared and all others are ignored 0x9: SSC[8:0] is to be compared and all others are ignored 0xA: SSC[9:0] is to be compared and all others are ignored 0xB: SSC[10:0] is to be compared and all others are ignored 0xC: SSC[11:0] is to be compared and all others are ignored 0xD: SSC
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GD32F3x0_RM_v1.0.pdf
[4:0] is to be compared and all others are ignored 0x6: SSC[5:0] is to be compared and all others are ignored 0x7: SSC[6:0] is to be compared and all others are ignored 0x8: SSC[7:0] is to be compared and all others are ignored 0x9: SSC[8:0] is to be compared and all others are ignored 0xA: SSC[9:0] is to be compared and all others are ignored 0xB: SSC[10:0] is to be compared and all others are ignored 0xC: SSC[11:0] is to be compared and all others are ignored 0xD: SSC
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
torx193.pdf
Note 2: For data rate > 3 Mb / s, the duty factor must be such as kept 25 to 75%. High level output when optical flux is received. Low level output when optical flux is not received. Note 3: All Plastic Fiber (980 / 1000 µm). Note 4: Between input of a fiber optic transmitting module TOTX193 and output
in „TosLink als einfacher Datenlink“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
JitterGenerator.vhd
JitterGenerator; architecture Behavioral of JitterGenerator is signal insr : STD_LOGIC_VECTOR (2 downto 0) := (others=>'0'); signal cnt : integer range 0 to 79 := 0; signal delay : integer range 0 to 79 := 0; signal merk : std_logic := '0'; signal rnd8 : std_logic_vector ( 7 downto 0) := (others=>'0'); begin -- Eintakten insr <= insr(1 downto 0) & sigin when rising_edge(clk); -- Eintakten -- Verwaltung process begin wait until rising_edge(clk); if cnt < delay then cnt <= cnt+1; else sigout <= merk; if insr(2 downto 1)="10" or insr(2 downto 1)="01" then
-
Datei
tinit16.vhd
= 38 then COUNT3 := 0; STAT := STAT+1; end if; when 4 => if COUNT1 = 80 then --/ 4 45.00us 90 00 00 COUNT1 := 0; --/change to COUNT2 := COUNT2+1; --/ 120.00us 80 03 00 end if; if COUNT2 = 1 and COUNT1 > 10 and COUNT1 < 15 then E<='1'; else E<='0'; end
in „lcd xilinx virtex function set auf 2-line bei 16x1?“ · FPGA, VHDL & Co. ·
-
PDF
AN1040.pdf
one side of each mating significant electrical but negligible thermal insulation. It needsurface. When the amount is correct a very small amount only be removed from the mounting area when electrical of grease should appear around the perimeter of each mating contact is required. Heatsinks are also available
in „2N3055 , was sind aktuelle Alternativen ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AN1040_Freescale.pdf
one side of each mating significant electrical but negligible thermal insulation. It needsurface. When the amount is correct a very small amount only be removed from the mounting area when electrical of grease should appear around the perimeter of each mating contact is required. Heatsinks are also available
in „Lineares Netzteil“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
SPI_Lothar.vhd
- wenn bitcounter = 8 --> alle Bits uebertragen signal rx_reg : std_logic_vector(7 downto 0) := (others=>'0'); begin ------ Verwaltung -------- process begin wait until rising_edge(CLK); if(delay>0) then delay <= delay-1; else delay <= clock_delay; end if; spiclklast <= spiclk; case spitxstate is when
in „4 Wandler parallel mit einer CS und MOSI Leitung betreiben“ · FPGA, VHDL & Co. ·
-
PDF
DiskOnChip_Mil._DS_Rev2.1.pdf
access devices CE, Embedded NT, pSOS+, QNX, ▪ Internet set-top box or ITV, web VxWorks, Linux, and others browser ▪ O/S-less environment support ▪ WBT, thin client, network computer ▪ Windows CE and Tornado native support ▪ Routers, networking ▪ Web-phones, car-PC, DVD, HPC ▪ Small (8KB) memory window
in „Pollin Netbox“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LQ121S1LG75.pdf
one of 3A or more. 【*3】 There is a possibility of causing deterioration in the irregularity and others of the screen and the display fineness though the liquid crystal module doesn't arrive at destruction when using it at 65～75℃. 【*4】 In the operating temperature item, the low temperature side is the
in „Mini2440 LVDS Display Adapter für größere TFTs“ · Projekte & Code ·
-
PDF
RC0802A-TIY-CSV.pdf
Cracked glass The LCD with extensive crack is not acceptable. 2.5 8.1 Illumination source flickers when lit. 0.65 Backlight 8.2 Spots or scratched that appear when lit must be judged. 2.5 08 elements Using LCD spot, lines and contamination standards. 8.3 Backlight doesn’t light or color wrong. 0.65 9.1
in „Display Kontrast 2x8“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AD7356.vhd
std_logic); end AD7356; architecture Behavioral of AD7356 is signal counter :unsigned(3 downto 0):=(others => '0'); signal data_buffer_a, data_buffer_b : std_logic_vector(11 downto 0):=(others => '0'); begin AD7356_SCK <= clk80 when counter > 1 else '1'; process begin wait until falling_edge(clk80); if
in „Wie Clockdomain crossing für FT232H, wie debuggen?“ · FPGA, VHDL & Co. ·
-
PDF
DEM20485.pdf
Cathode J3,J5 Each Solder- Bridge Each Open Cathode Anode 6-1-2. The metal-bezel should be on gronud when the J1 is Solder- Bridge . 6-1-3. The LED Resistor should be bridged when the J6 is Solder-Bridge . 6-1-4. The R7 and R8 are the LED Resistor. (R7=R8=10 Ohm). VERSION : 0 4 DEM 20486 SYH-LY Product
in „LCD am I2C initialisieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Vierzeiliges_Display_DEM20488.pdf
Note: In application module: J2=J3=J5= closed, J4=J6= open 6-2-2. The metal-bezel is set on ground when the J1 is closed. Note: In application module: J1=closed 6-2-3.The LED resistor can be bridged when the J2 is closed Note: In application module: J2=closed 6-2-4.The R7 and the R8 are the LED resistor
in „Probleme mit LCD-Display“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DEM20488SYH-PY.PDF
Note: In application module: J2=J3=J5= closed, J4=J6= open 6-2-2. The metal-bezel is set on ground when the J1 is closed. Note: In application module: J1=closed 6-2-3.The LED resistor can be bridged when the J2 is closed Note: In application module: J2=closed 6-2-4.The R7 and the R8 are the LED resistor
in „LCD Problem im 4-Bit Modus“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Neues_Textdokument.txt
process begin wait until rising_edge(ac97_bit_clock_MM); if puls = '1' then case framezaehler is when "001" => shift_reg <= Kommando; when "010" => shift_reg <= Kommando1; when "011" => shift_reg <= Kommando2; when others => und_eingang <= '0'; end case; elsif (ac97_bit_clock_MM'event and ac97_bit_clock_MM
-
Datei
ALU_CTRL_sync.vhd
<= internal_RESULT_64; when x"2C" => --sqrt(2) internal_ALU_SEL <= internal_OPERATION; internal_ALU_RESULT <= (63 downto 32 => '0') & internal_RESULT_32; when x"2D" => --sqrt(3) internal_ALU_SEL <= internal_OPERATION; internal_ALU_RESULT
in „FPGA Coprozesser Blöcke werden wegoptimiert“ · FPGA, VHDL & Co. ·
-
PDF
NFAQ1060L33T-D.PDF
shows the effect of cross−conduction prevention. 2. This section of the timing diagram shows that when the voltage on VDD decreases sufficiently all gate output signals will go low, switching off all six IGBTs. When the voltage on VDD rises sufficiently, normal operation will resume. 3. This section shows that when the bootstrap voltage on VB(U) (VB(V), VB(W)) drops, the corresponding high side output U (V, W) is switched off. When the voltage on VB(U) (VB(V), VB(W)) rises sufficiently, normal operation will resume
in „Ersatz für ON-Semi STK5Q4U362J-E / STK5Q4U363J-E bzw. passt da NFAQ1060L33T / NFAQ1060L36T“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Firmware_issues.pdf
Only scale is moving, but not the waveform. See attached picture to understand issue: with 4k memory when changing position waveform is moving with 40k and above, when moving changing time base position waveform is NOT moving when in RUN mode (but works in STOP mode) 9. In single window mode, sample memory
in „TEKWAY DST1xx2B Oszilloskop“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BobBeckPaper.pdf
symptom free in a few months, safely and surely. We have numerous reports of complete recoveries when all instructions are followed. Please share your results with me so as to assist others. Your name will not be used. We still have nothing for sale. So you have nothing to lose since there is nothing
in „Niederfrequenz 3,93 Hz Rechtecksignal Shchaltung messen - Hilfe?“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
riennevaplus.vhd
(C_NUMBER_OF_LEDS*24*-1) = '1') then sFsm <= STATE_SEND_T1H; else sFsm <= STATE_SEND_T0H; end if; when STATE_SEND_T1H => -- senden T1H sCnt <= sCnt + 1; if (sCnt = cT1H_CYC-1) then sFsm <= STATE_SEND_T1L; oDout <= '0'; sCnt <= 0; end if; when STATE_SEND_T1L => -- senden T1L sCnt <= sCnt + 1; if (sCnt
-
Datei
ADUM_AD7356.vhd
end ADUM_AD7356; architecture Behavioral of ADUM_AD7356 is signal counter :unsigned(3 downto 0):=(others => '0'); signal data_buffer_a, data_buffer_b : std_logic_vector(11 downto 0):=(others => '0'); begin AD7356_SCK <= clk80 when counter > 1 else '1'; process begin wait until falling_edge(clk80); if
in „Wie Clockdomain crossing für FT232H, wie debuggen?“ · FPGA, VHDL & Co. ·
-
Datei
func_c.vhd
statefktC <= 4; ELSE statefktC <= 3; END IF; WHEN 3 => Padd <= Pa; Qadd <= Qa; Pinp <= Pa; Qinp <= Qa; ce1 <= '1'; statefktC <= 1; WHEN 4 => --Run Add p0,q0 ce3 <= '0'; ce4 <= '1'; --start für div P/Q div Count := 1; statefktC <= 5; -- und warten auf Neustart WHEN 5 => IF count > 0 THEN count := count - 1; ce4 <= '0'; statefktC <= 5; ELSE statefktC <= 0; END IF; WHEN OTHERS => statefktC <= 0; END CASE; -- stateafkt END IF; -- nrst END IF; --clk END PROCESS; -
-
PDF
Futaba_VFD_GP1120A01A.pdf
electronic components that generate high voltages (approx.65V) which may cause an electrical shock when touched. • Do not touch the electronic components of the module with any metal objects. • The VFD used on the module is made of glass and should be handled with care. When handling the VFD, it is recommended
in „V: 2 Stück Futaba VFD Display's, 128x32 Pixel“ · Markt ·
-
Datei
Countdown.vhd
and hour = 0) then nmin <= 0; nhour <= 0; end if; else nhour <= hour; nmin <= min; end if; end if; when start => ti_on <= '1'; ti_beep <= '0'; nstate <= "On "; if (keys_key_act_imp = '1' AND keyboard_focus = "0001") then --.key_act_imp next_state <= pause; elsif (hour = 0 AND min = 0) then next_state
in „Expression is not constant. ERROR.“ · FPGA, VHDL & Co. ·
-
PDF
10_.pdf
is a connector, the board may bend when a socket is attached or removed. Plan the work so that the board does not bend when a socket is attached or removed. Socket 2-4. Tightening Screws The board may be bent, when tightening screws, etc.
in „Woher Eingangsschwingung am Buck“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
Pin_Logic.vhd
Pin_Logic; architecture rtl of Pin_Logic is signal s_initcounter : unsigned(G_BITS + 1 downto 0) := (others => '0'); signal s_pin : std_logic := '0'; signal s_value : unsigned(G_BITS downto 0) := (others => '0'); signal s_debounced : std_logic := '0'; begin s_pin <= i_pin when G_INVERT = '0' else not i_pin
in „Ein wirklich blöder Fehler, den ich nicht sehe“ · FPGA, VHDL & Co. ·
-
Datei
Pin_Logic.vhd
Pin_Logic; architecture rtl of Pin_Logic is signal s_initcounter : unsigned(G_BITS + 1 downto 0) := (others => '0'); signal s_pin : std_logic := '0'; signal s_value : unsigned(G_BITS downto 0) := (others => '0'); signal s_debounced : std_logic := '0'; begin s_pin <= i_pin when G_INVERT = '0' else not i_pin
in „Implementierung eines Encoder Interface mit FPGA“ · FPGA, VHDL & Co. ·
-
Datei
USB_bridge.vhd
; else LED<="0001"; end if; when ST_READ => LED<="1100"; rd_data <= USB_FD_pin; -- Store received byte slrd <= ENABLE; -- Pop data from FIFO sm_state <= ST_READ_END; when ST_READ_END => -- Return all to initial state LED<="1100"; slrd
in „USB FX2 Verbindung von PC zum FPGA“ · FPGA, VHDL & Co. ·
-
PDF
2401120947_XINGLIGHT-XL-502UWC_C2895480.pdf
胶体。 When welding, welding must be conducted below 2mm of colloid bottom. When welding, try to avoid soaking LED colloid. After welding, avoid adding external force on the pin or shaking LED colloid. 推荐的焊接条件
in „TLC5941 Vorwiderstände und Spannungsversorgung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LTN150XB-L03.pdf
designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure that a poor lighting caused by the mismatch of the backlight and the inverter(miss lighting, flicker, etc.) never occur. When you confirm it, the module
in „Samsung LTN150XB-L03 Display“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LQ043T3DX02_SP_122805.pdf
voltage▯ maintained at the time of a display end. ٧ It is not problem to set up DISP=L , AVDD=GND when VCC voltage is supplied ٧ Please don't set various signals to Hi-Z when VCC-voltage is supplied in reason that those signals are CMOS input. ٧ Don't change DISP signal into the state of H level When
in „Ansteuerung PSP Display möglich??“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LQ043T3DX02.pdf
voltage▯ maintained at the time of a display end. ٧ It is not problem to set up DISP=L , AVDD=GND when VCC voltage is supplied ٧ Please don't set various signals to Hi-Z when VCC-voltage is supplied in reason that those signals are CMOS input. ٧ Don't change DISP signal into the state of H level When
in „Suche Display für NGW100“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
L6374FP_01.pdf
seconds) the chip temperature moni- tored goes back below T h -HT. of the current limiting circuits when operating on The different upper and lower thresholds with capacitive loads, a delay of about 5 s is inserted hysteretic behavior, assure that no intermittent on the signal path, between the ”OR” of
in „Treiberbaustein“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Coldfire_IDE.pdf
to working with commercial IDEs for PC platforms it can be a bit difficult to know where to start when you are trying to set up an IDE for an embedded environment. We had this problem when we tried to find a suitable development environment for a ColdFire based product that we were developing. Our main
in „Coldfire debuggen in Eclipse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
L6374FP_01.pdf
seconds) the chip temperature moni- tored goes back below T h -HT. of the current limiting circuits when operating on The different upper and lower thresholds with capacitive loads, a delay of about 5 s is inserted hysteretic behavior, assure that no intermittent on the signal path, between the ”OR” of
in „Push Pull Ausgangsstufe“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
ROM.vhdl
bytes [0x0, 0x4] -> ROM byte range [0xa, 0xe] 11 => x"01", 12 => x"02", 13 => x"03", 14 => x"04", others => x"ff"); begin process (A) begin Dint <= ROMdata(to_integer(unsigned(A))); end process; D <= Dint when OE_n='0' else (others => 'Z'); end BEHAVIOR;
in „Hilfsprogramm zur ROM-Erzeugung geschrieben“ · FPGA, VHDL & Co. ·
-
PDF
EU10i.pdf
generator to back feed into the utility lines. Such back feed may electrocute utility company workers or others who contact the lines during a power outage, and when utility power is restored, the generator may explode, burn, or cause fires in the building’s electrical system. 4 06/03/23 10:39:48 32ZT3604_009
in „Warum sind Brushlessmotoren so klein??“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
pico_test.vhd
=> CLK ); leddriver: process begin wait until rising_edge(clk); if wr = '1' then case id_port is when x"00" => led <= output_port; when x"01" => pwm_compare <= output_port; when others => null; end case; end if; end process; input_port(3 downto 0) <= sw; second_timer: process(clk) begin if rising_edge
in „Top-down-Entwurf: umdenken lernen (für Softwerker)?“ · FPGA, VHDL & Co. ·
-
PDF
ATS2503.pdf
0001: /2 0010: /4 0011: /8 0100: /16 3:0 0101: /32 R/W 0 0110: /64 0111: /128 1000: /256 1001: /512 Others are reserve NOTE: CTC1 is a Non-Maskable interrupt for Z80, but CTC2 is a maskable interrupt for z80. 5.5.2 CTC T Period Low Register When 25h.bit7 = 0 CTCTPL(CTC1 T Period Low Register, 023h) Bits
in „Hilfe gesucht zum IC "ATS2503"“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Firmware_buglist_2.07.1.pdf
color grading (16 levels from red to blue) additionally to grayed grading. 42. LA can be activated when XY-mode is enabled; so disable this combination. 43. When LA is enabled, when changing the Persistency for analog channels waveforms from Auto to any other value, the LA information disappears from
in „Tekway/Hantek/Voltcraft MSO“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
RE.txt
signals to form vector for case construct. rotary_in <= rotary_b_in & rotary_a_in; case rotary_in is when "00" => rotary_q1 <= '0'; rotary_q2 <= rotary_q2; when "01" => rotary_q1 <= rotary_q1; rotary_q2 <= '0'; when "10" => rotary_q1 <= rotary_q1; rotary_q2 <= '1'; when "11" => rotary_q1 <= '1'; rotary_q2 <= rotary_q2; when others => rotary_q1 <= rotary_q1; rotary_q2 <= rotary_q2; end case; end if; end process rotary_filter; -- -- The rising edges of 'rotary_q1' indicate that a rotation has occurred and the -- state of
in „2er Komplement“ · FPGA, VHDL & Co. ·
-
Datei
C2RController.vhd
:= data_in_from_core(noc_typepart); v.state := get_message; end if; when get_message => -- Empfange komplette Nachricht if wr_core = '1' then v.write := '1'; v.data_out_to_buffer := data_in_from_core; v.rtr_core := '0'; v.buff_dest_write := counter (r.buff_dest_write); end
in „Cannot read output ERROR mit ModelSim- warum?“ · FPGA, VHDL & Co. ·
-
PDF
DA_Mean-Well-DDR-480C-48-DC-DC-Wandler-48V-10A-480W-Anzahl-Ausgaenge-1-x-Inhalt-1St..pdf
-3-2 for EMC MTBF 750.3K hrs min. Telcordia SR-332 (Bellcore)101.7K hrs min. MIL-HDBK-217F (25℃) OTHERS DIMENSION 85.5*125.2*129.2mm (W*H*D) PACKING 1.375Kg;8pcs/12Kg/0.95CUFT ℃
in „Mean Well DDR 480C 48 Reihenschaltung möglich um Akku zu laden“ · Fahrzeugelektronik ·
-
PDF
aqh3213.pdf
terminals 1) Current-sensitive type (Phototriac Coupler, AQ-H) Do not short circuit between terminals when device is energized, (1) For LED forward current at Emin, please maintain the value since there is possibility of breaking of the internal IC. mentioned at “Recommended input current.” When used for
in „230V LED-Lampe (kleiner Strom) schalten (SSR, Optotriac,.)?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8012.pdf
used to make sure that the ADC sample of the floating phase voltage is made when the PWM switching noise is low. Figure 2. PWM generation Comparevalue Timer/ counter PWM output Overflowevent 2.4 Hardware The suggested solution for sensorless control of 3-phase motors consists of
in „BLDC Regler nach AVR444 - brauche Hilfe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
30827_modestproposal.pdf
It is a melancholy object to those, who walk through this great town , or travel in the country, when they see the streets, the roads and cabin doors crowded with beggars of the female sex, followed by three, four, or six children, all in rags, and importuning 2 every passenger for an alms. These mothers