-
PDF
SD211SeriesDSRevA10.pdf
Ultra-LowReverseCapacitance:0.2pF •LowInsertionLossatHighFrequencies •FastSample-and-Holds •LowGuaranteed rDS@5V •LowTransferSignalLoss •Pixel-RateSwitching •LowTurn-OnThresholdVoltage •SimpleDriverRequirement •DACDeglitchers •N-ChannelEnhancementMode •SingleSupplyOperation •High-SpeedDriver Description The SD211DE/SST211
in „Schaltung mit 2 N-Kanal Mosfet“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
HMYX_D8575N.pdf
Input Capacitance 1148 PF V =15V, V =0V C oss Output Capacitance DS GS 120 PF f=1.0MHz Crss Reverse Transfer Capacitance 104 PF Switching Times td(on) Turn-on Delay Time 5.0 nS V DS5V, V =1GS, r Turn-on Rise Time 9.5 nS ID=10A, td(off) Turn-Off Delay Time 28.0 nS R G2.0Ω f Turn-Off Fall Time 8.0 nS Q g Total
in „Lidl kann auch anders (Lötstation)“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
ds.pdf
Capacitance V =25V,V =0V, -- 649 -- Coes Output Capacitance CE GE -- 61 -- pF f=1MHz C res Reverse Transfer Capacitance -- 27 -- V CC80V, I =C5A Q Gate Gate charge VGE15V -- 75 -- nC Short circuit collector current Max.1000 VGE15V,V ≤4CCV, IC(SC) short circuits Time between short circuits:t ≤10us,Tj≤150
in „Datenblatt Cypress cca7001“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
0462674001173254381.pdf
D . The ideal transfer function is: ref x ' vx Formula 3...................................................... D x G × vref G ' represents the gain value of the ADC. However, the ADC in reality is not ideal. The relationship
in „DT80000 -> RS232<-???“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TUA6100.pdf
input. There is no data output. Pin ENABLE is used to activate the bus interface and to allow the transfer of data to the device. When ENABLE is in an inactive high state, shifting is inhibited. Data Transition: Data transition on the pin DATA must only occur when the clock SCL is low. To transfer data to the device, ENABLE (which must start inactive high) is taken low. A serial data transfer is made via DATA and CLOCK when ENABLE is taken back high. The bit stream doesn’t need a chip address. Data Transfer Write Mode: To start the communication, the signal ENABLE is taken low. The desired
in „Pollin - Receiver-Mainboard mit Twin DVB-[T,C] Tuner, NXP PNX8950EH“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
FS970X.pdf
D . The ideal transfer function is: ref x ' vx Formula 3...................................................... D x G × vref G ' represents the gain value of the ADC. However, the ADC in reality is not ideal. The relationship
in „Erfahrungen mit DM 620 (Digitalmultimeter mit Datenlogger)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
FS970X-2.pdf
D . The ideal transfer function is: ref x ' vx Formula 3 ...................................................... D x G × v ref G ' represents the gain value of the ADC. However, the ADC in reality is not ideal. The relationship
in „Erfahrungen mit DM 620 (Digitalmultimeter mit Datenlogger)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega16.pdf
zero. At these points, actions must be taken by the application to continue or complete the TWI transfer. The TWI transfer is suspended until the TWINT flag is cleared by software. When the TWINT flag is set, the status code in TWSR is used to determine the appropri- ate software action. For each status
in „DCF auf INT0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CM8888S.pdf
subdivided into to V2f...Vnf as measured on the output waveform. The three categories, ie; data transfer, transceiver control and total harmonic distortion for a dual tone can be transceiver status. There are two registers associated with '2000 California Micro Devices Corp. All rights reserved. 10 215
-
Datei
sd_spi_stm32.c
-----------------------------------------------------------------------*/ static void stm32_dma_transfer( BOOL receive, /* FALSE for buff->SPI, TRUE for SPI->buff */ const BYTE *buff, /* receive TRUE : 512 byte data block to be transmitted receive FALSE : Data buffer to store received data */ UINT btr
in „STM32 - SPI Schnittstelle empfängt mal korrekt und dann wieder nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
68hc68p1e.pdf
Direction Register Ordering Information • Programmable On Board Comparator TEMP. PKG. • Simultaneous Transfer of Compare Information to PART NUMBER RANGE ( C) PACKAGE NO. CPU During Read or Write - Separate Access Not CDP68HC68P1E -55 to 85 16 Ld PDIP E16.3 Required CDP68HC68P1M -55 to 85 16 Ld SOIC M16.15
in „maximale unabhängige Ausgänge“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVRUC3_SF_GettingStarted.pdf
JTAGICE mkII or the AVR ONE! are such a devices that are supported within the AVR32 studio. To transfer a Linux application to the target many possibilities are available. Depending on your deployment solution a SD-card, network connection or a Flash programmer may be needed. AVR32 Studio needs a network
in „Absturz des Controller!?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
basics_smps_venable_testing_power_sources_for_stability_tp-01.pdf
phase shift around a loop is simply the sum of the phase shifts of all the pieces of the loop. TRANSFER FUNCTION is another way of expressing the gain and phase shift of a block as a function of frequency. A typical method of displaying a transfer function is the BODE PLOT, which is a plot of log gain
in „Regelung Schaltnetzteile“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
69034fe-6.pdf
ground plane for best performance. serial port. SDI (Pin 2): Serial Data Input. Data for serial transfer is CLK(Pin6):MainClockOutput.Frequencysetbyserialport. presented on this pin. OE (Pin 7): Asynchronous Output Enable. CLK and CLK SCK (Pin 3): Serial Port Clock. Input, positive edge trig- are set
in „I2C Deadlock beim Senden - LTC6904“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ADT7301_-__1_C_Accurate__13_Bit__Digital_Temperature_Sensor__ADT7301.pdf
an input) can be used to connect to SCLK, DOUT, DIN, and CS , respectively, to The serial data transfer to and from the ADT7301 requires a 16-bit read operation. Many 8-bit microcontrollers have 8-bit implement this scheme. serial ports, and this 16-bit data transfer is handled as two 8-bit ADT7301* 8051* transfers. Other microcontrollers and DSP processors transfer SCLK P3.1 16 bits of data in a serial data operation. DOUT P3.0 ADT7301-to-MC68HC11Interface DIN P1.2 9 Figure 15 shows an interface circuit between the ADT7301 and 0 CS P1.3 8 the MC68HC11 microcontroller
in „Implementierung eines ADT7301 an einem MSP430FR5729“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SC16C550-05.pdf
(FCR[3]). When operating in the 16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multi-transfer DMA in which multiple transfers are made continuously until the receiver FIFO has been emptied. In DMA mode 0
in „Probleme beim Senden SC16c550“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MSM486SE-DIGITAL-LOGIC.pdf
interrupt 00C0h R / W DMA channel 4 memory address bytes 1 and 0 (low) 00C2h R / W DMA channel 4 transfer count bytes 1 and 0 (low) 00C4h R / W DMA channel 5 memory address bytes 1 and 0 (low) 00C6h R / W DMA channel 5 transfer count bytes 1 and 0 (low) 00C8h R / W DMA channel 6 memory address bytes 1 and 0 (low) 00CAh R / W DMA channel 6 transfer count bytes 1 and 0 (low) 00CCh R / W DMA channel 7 memory address bytes 1 and 0 (low) 00CEh R / W DMA channel 7 transfer count bytes 1 and 0 (low) 00D0h R Status register for DMA channels 4-7 bit
-
PDF
AD9954__DDS_.pdf
Phase 2 of the communication cycle is a function of the . INSTRUCTION CYCLE DATA TRANSFER CYCLE CS SCLK 0 0 7 SDIO 7 I6 5 I4 I3 I2 I1 I0 D 7 D6 D 5 D4 D 3 D 2 D1 D 0 3 0 Figure25.SerialPortWriteTiming–ClockStallLow INSTRUCTION CYCLE DATA TRANSFER CYCLE CS SCLK SDIO 7 I6 5 I4 I3 I2 I1 I0
in „DDS-Funktionsgenerator“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
Transfer • Master or Slave Operation • LSB First or MSB First Data Transfer • Seven Programmable Bit Rates • End of Transmission Interrupt Flag • Write Collision Flag Protection • Wake-up from Idle Mode •
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
21483b.pdf
= +25°C The output frequency (F OUT ) is related to the analog 1300 A input voltage (IN) by the transfer equation: ) 10kHz ( EQUATION 5-1: F200 R V 1 C Frequency Out = IN , x 100 R IN (VREF)(VREF ) 100kHz 5.2 External Component Selection 0 -1 -2 -3 -4 -5 -6 -7 V REF (V) 5.2.1 R IN 5.2.4 V DD , VSS The
in „Frequenzen vervielfachen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MAX187_MAX.pdf
conversion. but are less useful in signal-processing applications, where the ADC’s impact on the system transfer function Output Coding and Transfer Function is the main concern. The significance of various DC The data output from the MAX187/MAX189 is binary, errors does not translate well to the dynamic case, so and Figure 10 depicts the nominal transfer function. different tests are required. Code transitions occur halfway between successive integer LSB values. If V REF = +4.096V, then Signal-to-Noise Ratio and 1 LSB = 1.00mV or 4.096V/4096. Effective
in „AD-Wandler mittels Optokoppler anbinden“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TL431.pdf
source, Go, which is 8.25 k ) 15 k connected across the device cathode and anode. The resulting transfer function Bode plot is shown in Figure 32. The asymptotic plot may be expressed as the Model component values are: following equation: V ref 1.78 V Gm = 0.3 + 2.7 exp (−C /26 mA) where I is the device
in „Linenarregeler“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
16-BT-131INK.pdf
Pin B ‘ b ˆ v Z N gCS ˝ [üq ˝ CS ð n C × É • Ø ˘ f [ ^ Ì V Chip Select Input Input Serial data transfer is disab RESET ð [ x É • Ø ˘ S ˜ Ì Z b g ü ˝ [ q ü ˝ ‘‘Low‘‘initializes all the fu Reset InputRESET Input œ ó Ô Z b g @ \ ð Q ˘ ” For an initial status ,see Re ' ¨ › U p [ q ¯ • B ( O ' ç N b N ð
in „FUTABA Chip in Glass (CIG) VFDisplays“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
rc4558.pdf
which uses IN OUT– V REF to add an offset voltage to V IN and feedback to add inverting gain. The transfer function for V OUT– is Equation 2. VOUT+ = VIN (1) æ R 4 ö æ R 2ö R 2 VOUTt = VREFf ç ÷ ç 1+ ÷ - VIN´ èR 3+ R44ø è R 1ø R 1 (2) The differential output signal, V DIFF, is the difference between the two single-ended output signals, V OUT+ and V OUT–. Equation 3 shows the transfer function for V DIFF. By applying the conditions that R 1 R an2 R = R 3 the4 transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference
in „Unerwünschtes Rauschen bei Allpassfiltern“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
HCS12COREUG.pdf
Transfer B to A (B) ⇒ A • „ TFR Transfer register (A, B, CCR, D, X, Y, or SP) ⇒ A, B, CCR, D, X, Y, or SP Ž TPA Transfer CCR to A (CCR) ⇒ A • TSX Transfer SP to X (SP) ⇒ X ‰ TSY Transfer SP to Y (SP) ⇒ Y TXS
in „HCS12 CPU Disassembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
FDC6327C.pdf
= 0 V, f = 1.0 MHz P-Ch 315 C oss Output Capacitance N-Ch 75 pF P-Channel P-Ch 65 C rss Reverse Transfer Capacitance VDS = 10 V, VGS= 0 V, f = 1.0 MHz N-Ch 35 pF P-Ch 24 FDC6327C, Rev. E F D C 6 Electrical Characteristics (continued) TA= 25°C unless otherwise noted 3 Symbol Parameter Test Conditions
in „Port-Stromverstärkung,Push-Pull-Treiber“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
SAA4700T.pdf
the black level • DAV output to go HIGH (pin 13) value for the adaptive sync slicer. • I C-bus transfer register to ÒFFFÓ March 1991 4 Philips Semiconductors Preliminary specification VPS dataline processor SAA4700T Composite sync output (CSO) 5 MHz VCO and phase detector A composite sync output signal
in „1 SAA4700T, 1 ATTiny12, 1 Display SLO2016 und 2 74HCT164.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
hd6402.pdf
TBR1- TBR8 into the transmitter buffer register. A low to high transition on TBRLnitiates data transfer to the transmitter register. If busy, transfer is auto- matically delayed so that the two characters are transmitted end to end. 3 HD-6402 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2
in „IC gesucht: RS-232 eingehendes Byte an 8 Ports“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
bso215c.pdf
= 0 V, DS = 25 V, f = 1 MHz N - 109 136 V = 0 V, V = -25 V, f = 1 MHz P - 290 360 GS DS Reverse transfer capacitance C rss VGS = 0 V, DS = 25 V, f = 1 MHz N - 59 74 VGS = 0 V, DS = -25 V, f = 1 MHz P - 103 128 Turn-on delay time t ns d(on) VDD = 10 V, GS = 4.5 VD I = 3 AG R = 33 N - 15 22.5 VDD = -10
in „H-Brücke am µC“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
App83.pdf
This signal is turned ON when the DCE is receiving a signal from a remote DCE nals. 7. When the transfer of data has been completed, the which meets its suitable signal criteria. This signal remains ON as long as the a suitable carrier signal can PCdisablestheDTRsignal. Themodemfollowsby be detected.
in „RS232 Protokoll“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PHC2300_3_1_.pdf
0; DS = 50 V; f = 1 MHz − 15 − pF P-channel VGS = 0; DS = −50 V; f = 1 MHz − 15 − pF C reverse transfer capacitance rss N-channel VGS = 0; DS = 50 V; f = 1 MHz − 7.3 − pF P-channel VGS = 0; DS = −50 V; f = 1 MHz − 3 − pF QG total gate charge N-channel VGS = 10 V; DS= 50 V; D = 170 mA − 6240 − pC P-channel
in „[S] PHC2300 komplementär Mosfet SO8 / Bestellung Farnell/HBE“ · Markt ·
-
Datei
mp3_audio_array.c
*** * Function Name : AUDIO_Playback_Stop * Description : Stop the playback by stopping the DMA transfer * Input : None * Output : None * Return : None * Attention : None *******************************************************************************/ void AUDIO_Playback_Stop(void) { /* Enable the SAI
in „STM32F429 WM8789 MP3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
sct2080ke-e.pdf
- S Input capacitance Ciss VGS= 0V - 2080 - Output capacitance Coss VDS= 800V - 77 - pF Reverse transfer capacitance Crss f = 1MHz - 16 - Effective output capacitance, VGS= 0V energy related C o(er) V = 0V to 500V - 116 - pF DS *4 Turn - on delay time d(on) VDD= 400V, V GS = 18V - 35 - Rise time tr4
in „Datenblatt fraglich?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
PR22MA11NTZ.pdf
6. Response time,on: MAX. 100µs 7. Lead-free components are also available (see Model 8. Double transfer mold construction (Ideal for Flow Soldering) 9. High isolation voltage between input and output (Visoms) : 5.0kV) Notice The content of data sheet is subject to change without prior notice. devices
in „snubber bei triac - ja oder nein?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
PR22MA11NTZ.pdf
6. Response time,on: MAX. 100µs 7. Lead-free components are also available (see Model 8. Double transfer mold construction (Ideal for Flow Soldering) 9. High isolation voltage between input and output (Visoms) : 5.0kV) Notice The content of data sheet is subject to change without prior notice. devices
in „snubber bei triac - ja oder nein?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
683405.pdf
. 1.0.2 2 N X Electrical Characteristics (Continued) (T = 25°C unless otherwise specified) X A M Transfer Characteristics , H Symbol Parameter Test Conditions Device Min. Typ.* Max. Unit 1 A DC CHARACTERISTICS X CTR Current Transfer RatiI = 10mA, V = 10V 4N35M, 4N36M, 100 % M Collector to Emitter F CE
in „optokoppler_Eingangsspannung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
sct2750ny-e.pdf
S Input capacitance C iss VGS = 0V - 275 - Output capacitance Coss VDS = 800V - 19 - pF Reverse transfer capacitance C rss f = 1MHz - 7 - Effective output capacitance, VGS = 0V energy related C o(er) V = 0V to 800V - 21 - pF DS *4 Turn - on delay time d(on) VDD = 500V, ID= 1.7A - 19 - Rise time tr*4
in „"Leiterbahn-Sicherung" erstezen - was würdet ihr tun?“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
MS-SLR.asm
tx_start: push r16 ;initiates a buffer TX by the USART lds r16,tx_complete ;is there already a transfer running? cpi r16,0 breq tx_start_er ;yes, signal the error by 0xFF in R16 lds r16,tx_bytes ;are there really some bytes to send? cpi r16,0 breq tx_start_ex ;no! -> just leave this subroutine push
in „UART verursacht Reset(?)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
rfm12.c
Zielrechner aufwecken für Datenempfang 1s später void RFTX_Send(byte*, byte); // Datensatz senden bit RF_TransferAktiv; // 1 = Es läuft ein Transfer // ---- Private Routinen ---- void RF_CMD(int16); byte SPIRF(byte); void RF_SendByte(byte); void Init_SPIRF(byte); // Bitmasken struct RF_Status { int8 POR :1; int8
in „RFM02 die Xte“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
gaki_i2c.c
twi_message.nbbytes==0) // no datas to transmit { TWI_SET_STOP(); twi_err = TWI_OK; twi_busy = FALSE; // transfer complete, clear twi_busy LED_I2C = 1; // I2C-LED ausscahlten } break; //STATE 20h: SLR+W was transmitted, NOT ACK bit received //ACTION: Transmit RM_STOP case 0x20: // SLR+W was transmitted, NOT ACK
in „PCF8591 ADC-Funktion“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
singen-release.c
with low level and sample data on falling edge 0 << 3 | // enable chip select remains active after transfer (16 - 8) << 4 | // bits per transfer (8...16); value = num_bits-8 BOARD_MCK / SPI_DAC_BR << 8 | // SPCK bautdrate divider. BR=MCK/value = 2MHz 0 << 16 | // delay before SPCK (default 1/2 SPCK cycle
-
Datei
sim010620101014.c
Start ADC1 Software Conversion */ ADC_SoftwareStartConvCmd(ADC1, ENABLE); /* Test on DMA1 channel1 transfer complete flag */ while(!DMA_GetFlagStatus(DMA1_FLAG_TC1)); /* Clear DMA1 channel1 transfer complete flag */ DMA_ClearFlag(DMA1_FLAG_TC1); int low=0XFFFF; int high=0XFFFF0000; int j=0; while (1) {
in „STM32 STD Libary Examples ADC RegSimul_DualMode“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
STM32Quelltext.txt
Start ADC1 Software Conversion */ ADC_SoftwareStartConvCmd(ADC1, ENABLE); /* Test on DMA1 channel1 transfer complete flag */ while(!DMA_GetFlagStatus(DMA1_FLAG_TC1)); /* Clear DMA1 channel1 transfer complete flag */ DMA_ClearFlag(DMA1_FLAG_TC1); //int low=0XFFFF; //int high=0XFFFF0000; //int bitlowcomp
in „STM32-F103 AD-Wandler Werte übertragen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GP1A038RBK.pdf
CC CC Supply current CC V CC.7to5.5V,I F11mA,AandBlowlevel − − 5 mA DA Duty ratio D 35 50 65 % *1Transfer B V =2.7 to 5.5V, I =11mA, Phase difference θAB1 to 4 CC +0.7 45 90 135 ˚ charac- f=10kHz, Z=0.3 −0.mm teristics tr − 1.0 2.0 µs Response time t − 1.0 2.0 µs f +0.7 Response frequency fmax VCC2.7to5.5V, I =F1mA, Z=0.3 −0.mm − − 20 kHz *1 Refer to the measuring condition. The values of transfer characteristics do not include an error of linear scale. Z is the distance between scale face and holder on the detector side. Fig.1 Output Waveforms tAP tAH ___ A Output θAB1 θAB4 D A AP ×100 θAB2
in „Gabellichtschranke mit Impulsvervielfachung?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
irf840_und_irf840fi.pdf
Capacitance V DS= 25 V f = 1 MHz V GS= 0 1100 1500 pF Coss Output Capacitance 190 240 pF Crss Reverse Transfer 80 110 pF Capacitance 2/10 IRF840/FI - IRF841/FI ELECTRICAL CHARACTERISTICS (continued) SWITCHING RESISTIVE LOAD Symbol Parameter Test Conditions Min. Typ. Max. Unit td(on) Turn-on Time VDD = 200
in „Unterschied zw. IRF840 und IRF840FI“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Timertest5.asm
jmp TIM0_COMP ; Timer0 Compare Handler jmp TIM0_OVF ; Timer0 Overflow Handler jmp SPI_STC ; SPI Transfer Complete Handler jmp USART0_RXC ; USART0 RX Complete Handler jmp USART1_RXC ; USART1 RX Complete Handler jmp USART0_UDRE ; UDR0 Empty Handler jmp USART1_UDRE ; UDR1 Empty Handler jmp USART0_TXC ;
in „Input Capture bei ATmega162“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
buz30a.pdf
f = 1 MHz - 1400 1900 Output capacitance Coss VGS = 0 V,DS = 25 V, f = 1 MHz - 280 400 Reverse transfer capacitance Crss VGS = 0 V,DS = 25 V, f = 1 MHz - 130 200 Turn-on delay time td(on) ns VDD = 30 V,GS = 10 V,DI = 3 A RGS = 50 - 30 45 Rise time tr VDD = 30 V,GS = 10 V,DI = 3 A RGS = 50 - 70 110 Turn-off
in „Elektronische Last mit 2 MOSFETs“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
nrf24.c
wl_module_CSN_lo; /* Send cmd to read rx payload */ spi_fast_shift( R_RX_PAYLOAD ); /* Read payload */ spi_transfer_sync(data,data,payload_len); /* Pull up chip select */ wl_module_CSN_hi; /* Reset status register */ nrf24_configRegister(STATUS,(1<<RX_DR)); } /* Returns the number of retransmissions occured for
in „NRF24L01+ mit ATMEGA328P Standalone“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
BQ.c
main/2012/11/25/biquad-c-source-code/ // ported from C++ to pure C // add the calculation of the transfer function // if gnuplot available plot the bode and nyquist // Reinhard Mayer / 29. January 2020 / // gcc -lm -o BQ BQ.c #include <stdio.h> #include <stdlib.h> #include <math.h> #include <complex.h
-
Datei
nrf24.c
wl_module_CSN_lo; /* Send cmd to read rx payload */ spi_fast_shift( R_RX_PAYLOAD ); /* Read payload */ spi_transfer_sync(data,data,payload_len); /* Pull up chip select */ wl_module_CSN_hi; /* Reset status register */ nrf24_configRegister(STATUS,(1<<RX_DR)); } /* Returns the number of retransmissions occured for
in „nrf24l01 sendet nicht“ · Mikrocontroller und Digitale Elektronik ·