-
PDF
user.guide.hcmos.pdf
Schottky TTL Schottky G c TTL TTL u n parameters d u family 74HC 4000 74 74LS 74S 74ALS 74AS 74F e t r CD HE s Power dissipation, typ. (mW) Gate static 0.0000025 0.001 10 2 19 1.2 8.5 5.5 dynamic @100 kHz 0.075 0.1 10 2 19 1.2 8.5 5.5 static 0.000005 0.001 300 100 500 60 − 190 Counter dynamic @100 kHz 0.125
in „74HCT Ausgangsstrom“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
tFXKSKyORc24h2V2.pdf
2000mm,SP-305B/IS-14,PSE TYPE) 409-500C-219 1 Japan AC POWER CORD(L=1900mm,3P BS(LP-61L)/3P(LS-60))409-CD1000-050A 1 United Kingdom 6 TRANSFORMER(AC100-240V,50/60HZ,DC12V 5A) 411-MC7K-962 1 USA, Europe, United Kingdom USA, Europe, Japan, 701-X8000A-5632 1 United Kingdom, IB ASS'Y NewZealand 701-X8000E-5683
in „Risiko | Nicht?“ · Offtopic ·
-
PDF
nkat20-21.pdf
. 0911 / 58 13 41 Typ St. ab 10 ab 100 Typ St. ab 10 ab 100 74HCT 273 SMD -.423 -.249 -.185 74HCT 4040 SMD -.734 -.489 -.376 74HCT 367 SMD -.511 -.341 -.262 74HCT 4046 SMD 1.262 -.902 -.721 74HCT 373 SMD -.481 -.283 -.210 74HCT 4051 SMD -.451 -.301 -.231 74HCT 374 SMD -.266 -.177 -.136 74HCT 4052 SMD
-
PDF
UM10736.pdf
PWRD_API_T *pPWRD;/*!< Power API function table base address */ const reserved1; /*!< reserved */ const I2CD_API_T *pI2CD; /*!< I2C driver API function table base address */ const DMAD_API_T *pDMAD;/*!< DMA driver API function table base address */ const SPID_API_T *pSPID;/*!< SPI driver API function table
in „LPC1549 USB Virtual COM-Port“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AoE3_chapter9.pdf
N s 8 20 0.2 3.34 - s LT1029 • - - - - - - - - - - • - 1.0 • - - 700 10 - quiet N 12 34 2.07 15 LM4040A • - - 3 5 - - • • • • • 2 0.1 - - - 75 15 - 165 N s 15g - 0.3 2.32 16 ADR5041B - - - 3 3 - - • • • • • - 0.1 - - - 50 15 3.2 600 N 10 75 0.2 0.86 17 s h LM4041A • - - 3 5 - w - - - - - - 0.1 - • 15
in „Labornetzgerät - Fragen zum Schaltplan“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DSPIC33EP512GM710_datasheet.pdf
IPC18 0864 — QEI2IP2 QEI2IP1 QEI2IP0 — FLT3IP2 FLT3IP1 FLT3IP0 — PCESIP2 PCESIP1 PCESIP0 — — — — 4040 . IPC19 0866 — — — — — — — — — CTMUIP2 CTMUIP1 CTMUIP0 — FLT4IP2 FLT4IP1 FLT4IP0 4000 IPC20 0868 — U3TXIP2 U3TXIP1 U3TXIP0 — U3RXIP2 U3RXIP1 U3RXIP0 — U3EIP2 U3EIP1 U3EIP0 — — — — 0000 IPC21 086A —
in „Probleme mit SRAM 23LCV1024“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
nightsky_arx15.pdf
04 AVDD33 ໆౢዴᇡࡕႝߔ-ׯTIPSU႟ҹ SD_D1_R 8 DATA1 3 0 SD_D3/MS_D3_RR 1 DATA2 XTAL1 D D TO SB PCH WAKE#. 2 CD/DATA3 A D R759 0_04 PCIE_WAKE# 5 4 V VCC_CARD SD_CLK/MS_D0_R 5 VDD R746 1M_04 XTAL2 TO IT5570 PIN123 LAN_WAKEUP# SD_CMD/MS_D2_R 3 CLK GND1 T SD_CD# 9 CMD GND GND2 PCIE_WAKEUP# 40,50 C1556 C1564 8 10 CD# GND GND3 # 1 0 1 6 COMMON GND GND4 1 2 L L C S u 1 B VSS GND A A _ C LED1/GPO T71 6 _ G 4 3 X X S E LED2 T72 PULL HIGH: SWR Mode V 3 A CH1S-131-H-N C1576 X6 FSX3L 25MHZ C1566 X _ + PCB Footprint = wq2182x-des1
in „SMD TGAJ TVS Diode USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10398_-_LPC11xx_UserManual.pdf
create the clocks for the core and peripherals. irc_osc_clk sys_osc_clk FCLKIN pd FCCO PSEL<1:0> PFD 2 cd SYSPLLCLKSEL pd LOCK LOCK /2P FCLKOUT DETECT analog section pd cd /M 5 MSEL<4:0> Fig 5. System PLL block diagram The block diagram of this PLL is shown in Figure 5. The input frequency range is 10 MHz
in „Cortex-M UART im Polling-Betrieb“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
panasonic_tx-50dx800e_tx-50dxw804_chassis_la67.pdf
16V 1 PAVCCZ C4038 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4039 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4040 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4041 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4042 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4043 F1G1C104A146 C 0.1UF, , 16V 1 PAVCCZ C4044 F1G1C104A146 C 0.1UF, , 16V
in „Schaltregler SMD Marking“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
UM_10120_LPC213x_User_Manual.pdf
3: System Control Block PLLC CLOCK SYNCHRONIZATION 0 Direct PSEL[1:0] PD PD PLLE 0 Bypass F OSC 1 CD PHASE- FCCO FREQUENCY CCO 0 0 PLOCK DETECTOR /2P 0 CCLK 1 PD 1 CD FOUT DIV-BY-M MSEL<4:0> MSEL[4:0] Fig 10. PLL block diagram 3.7.2 PLL Control register (PLLCON - 0xE01F C080) The PLLCON register contains
in „Zeichen im Interrupt empfangen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10120_1.pdf
3: System Control Block PLLC CLOCK SYNCHRONIZATION 0 Direct PSEL[1:0] PD PD PLLE 0 Bypass F OSC 1 CD PHASE- FCCO FREQUENCY CCO 0 0 PLOCK DETECTOR /2P 0 CCLK 1 PD 1 CD FOUT DIV-BY-M MSEL<4:0> MSEL[4:0] Fig 10. PLL block diagram 3.7.2 PLL Control register (PLLCON - 0xE01F C080) The PLLCON register contains
in „Baudrate Abtastfrequenz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
h.52 T 3.62 3.51 3.61 3.5 3.6 3.49 3.59 3.48 3.58 -5-50 -4-40 -3-30 -2-20 -1-10 0 0 110 2020 3030 4040 550 6060 7070 8080 9090 10100 Temperature (C) Temperature (C) Figure 27-29. BOD Voltage (4.0V level) vs. Temperature 3.58 3.691 3.3.68 3.3.678 3.3.66 ) 4.06 ( ))5465 Vcc Rise l (( VVcccRRisisee h oo5364
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·