-
PDF
doc6462.pdf
Architecture with Jazelle technology for Java acceleration Two Instruction Sets – ARM High-performance 32-bit Instruction Set – Thumb High Code Density 16-bit Instruction Set DSP Instruction Extensions 5-Stage Pipeline Architecture: – Instruction Fetch (F) – Instruction Decode (D) – Execute (E) – Data Memory
in „Externes SRAM + Atmel AT91SAM7SE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCU_-_HR8P506_Datasheet_e.pdf
12bit×12 8COM X 24SEG LQFP44 16-bit X 4, HR8P506FHLK 36KB 8KB 30 1 3 2 1 12bit×10 8COM X 13SEG √ LQFP32 32-bit X 1 HR8P506FHNK 30 12bit×10 8COM X 13SEG QFN32 HR8P506FHSH 26 12bit×11 8COM X 10SEG SOP28 Example: HR8P 506 F H LQ Package LQ — LQFP48 LK — LQFP32 NK — QFN32 SH — SOP28 Code Size H — 36K Bytes Code Memory Type F — FLASH Model No. Device Family HR8P — 32-Bit MCU based on ARM Cortex-M0 CPU Core th Address: 5 Floor, Building2A, Tianhua Information Science and Technology Park, No.299 Longcao Road, Shanghai, P.R.CHINA
in „Re - Programmierung eines Cortex M0“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
gdb_log.txt
00-00000000-0023: ------Target related settings------ 03-00000000-00-00000000-002A: Target device: STM32L476VG 03-00000000-00-00000000-0022: Target interface: SWD 03-00000000-00-00000000-0026: Target interface speed: 1000kHz 03-00000000-00-00000000-0025: Target endian: little 03-00000000-00-00000001-
in „Problem mit Breakpoints (Eclipse + JLink)“ · Mikrocontroller und Digitale Elektronik ·