-
Datei
audio_top.vhd
interface in the Vivado Packager) -- IN MONO OPERATION USE L CHANNEL! -- -- Configuration data for the ADAU 1761 is provided by I2C. Transmission of adui data to the ADAU1761 is accomplished by I2S. -- The interface to the FPGA logic is provided at 100 MHz (clk_100). Since the interior clock of the original
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
ADAU1761_izedboard.vhd
std_logic; sw : in std_logic_vector(1 downto 0); active : out std_logic_vector(1 downto 0) ); end adau1761_izedboard; architecture Behavioral of adau1761_izedboard is COMPONENT i2c PORT( clk : IN std_logic; i2c_sda_i : IN std_logic; i2c_sda_o : OUT std_logic; i2c_sda_t : OUT std_logic; i2c_scl : OUT
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
ADAU1761_interface.vhd
-------------------------------- -- Engineer: Mike Field <hamster@snap.net.nz> -- -- Module Name: ADAU1761_interface - Behavioral -- Description: Was originally to do a lot more, but just creates a clock at 1/2 -- the projects 48MHz to send to the codec. ---------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity ADAU1761_interface is Port ( clk_48 : in STD_LOGIC; codec_master_clk : out STD_LOGIC ); end ADAU1761_interface; architecture Behavioral of ADAU1761_interface is signal master_clk : std_logic := '0'; begin
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
i2c.vhd
Engineer: Mike Field <hamster@snap.net.nz> -- -- Description: A controller to send I2C commands to the ADAU1761 codec ---------------------------------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity i2c is Port ( clk : in STD_LOGIC; i2c_sda_i : IN std_logic
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
adau1761_configuraiton_data.vhd
-------------------------------- -- Engineer: Mike Field <hamster@snap.net.nz< -- -- Module Name: adau1761_configuraiton_data - Behavioral -- Description: A script for the I3C2, which sends out I2c transactions to configure -- the ADAU1761 codec. -- -- See i3c2program for original source for script -
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
schematic3.pdf
22 Q C D A0 ADAU1761_interface CE C R A1 D Q CE A2 Q 23 Inst_i2s_data_interface FDRE R 23 D A3 Q new_sample_100_i_1 R D CE FDRE I0 O D line_in_r_reg[23] aud_adc_sdata_IBUF CLK I1 FDRE aud_adc_sdata_IBUF Q[23:0] C aud_lrclk_IBUF
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
schematic4.pdf
0] skip_reg_3 state_reg[0] state_reg[2]_2 state_reg[2]_1 skip_reg_4 state_reg[2]_3 state_reg[3]_0 adau1761_configuraiton_data i3c2 i2c_sda_i i2c i_ADAU1761_interface master_clk_reg clk_out1 C master_clk_i_1 CE aud_mclk_OBUF Q I0 O D LUT1 R FDRE ADAU1761_interface Inst_i2s_data_interface audio_l_out_reg
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
Mikrophon__Invensense_.pdf
low as 2 kΩ at its highest PGA gain setting, which results be chosen carefully. For example, tEe ADAU1761 has a 98 dB in a high-pass filter corner frequency at 17 Hz. between the microphone and the ADC input of the codec, somees Figure 12 shows the ADMP411 connected to an ADA4075-2 gain must be added
in „Ungewöhnliches SMD-Pad“ · Platinen ·
-
PDF
schematic5.pdf
i2c_bits_left[3]_i_6 1 I0 0 I1 OI2 2 I3 LUT4 state_reg[3]_0 state[0]_i_4 I0 2 I1 O 0 I2 LUT3 i3c2 i2c i_ADAU1761_interfacemaster_clk_reg clk_out1 CCE master_clk_i_1 aud_mclk_OBUFQ I0 O D LUT1 R FDRE ADAU1761_interface Inst_i2s_data_interface audio_l_out_reg[0] CCE 0 Q[23:0] QDR FDRE audio_l_out_reg[1] C CE
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
schematic2.pdf
reg[21] R C FDRE CE 21 21 Q D aud_dac_sdata_OBUF R line_in_r_reg[21] FDRE C CE D Q 21 21 D E Inst_adau1761_izedboard R aud_adc_sdata_IBUF hphone_r_freeze_100_reg[22] D Q[23:0] FDRE C aud_adc_sdata_IBUF aud_dac_sdata_OBUF CE Q 22 aud_lrclk_IBUF aud_mclk_OBUF aud_mclk_OBUF 22 D clk_out1 aud_scl_OBUF aud_scl_OBUF
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
Datei
config-mod-LK511-mt7623n-BPiR2.txt
CONFIG_SND_SOC_I2C_AND_SPI=m # # CODEC drivers # # CONFIG_SND_SOC_AC97_CODEC is not set # CONFIG_SND_SOC_ADAU1701 is not set # CONFIG_SND_SOC_ADAU1761_I2C is not set # CONFIG_SND_SOC_ADAU1761_SPI is not set # CONFIG_SND_SOC_ADAU7002 is not set # CONFIG_SND_SOC_AK4104 is not set # CONFIG_SND_SOC_AK4118 is not
in „Linux Kernel 5.1.1. auf dem BPi-R2“ · PC Hard- und Software ·