-
Bild
Liste simulierter Peripheriegeräte des AT89LP51
Simulated Features AT89LP51 NOTE Simulation for this device is provided by the default peripheral simulation driver. Complete peripheral simulation is not available and is not planned to be implemented by ARM. The following
in „AT89LP51: keine Powerdown Simulation in uVision möglich“ · Mikrocontroller und Digitale Elektronik · · Screenshots
-
PDF
LP133X7-A2.pdf
+49-89-894450-0 Industriestrasse 1 http://www.datadisplay.de Fax: +49-89-894450-90 D-82110 Germering SPECIFICATIONS LP133X7-A2 LIQUID CRYSTAL DISPLAY LP133X7-A2 REV. 1 PAGE 15 OF 23 Notes 1. Unspecifiedtolerance
in „13,3" LCD Display“ · Markt ·
-
Datei
button.lst
0018 ??_AT89C51RD2_ NUMBER 001B ??_AT89C51_ NUMBER 0015 ??_AT89C52_ NUMBER 0016 ??_AT89C55WD_ NUMBER 0017 ??_AT89LP2052_ NUMBER 0001 ??_AT89LP213_ NUMBER 0003 ??_AT89LP214_ NUMBER 0004 ??_AT89LP216_ NUMBER 0005 ??_AT89LP4052_ NUMBER 0002 ??_AT89LP428_ NUMBER 0006 ??_AT89LP52_ NUMBER 0007 ??_AT89LP6440_ NUMBER 0009 ??_AT89LP828_ NUMBER 0008 ??_AT89LS51_ NUMBER 0011 ??_AT89LS52_ NUMBER 0012 ??_AT89S2051_ NUMBER 000A
in „"Radio-Buttons" in TTL/CMOS-Logik“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TL431A_432A.pdf
SOT-23-3 (DBZ) 0°C to 70 C Reel of 3000 TL432ACDBZR Reel of 250 TL432ACDBZT T4B_ TL431ACPK 4A SOT-89 (PK) Reel of 1000 TL432ACPK 2D Bulk of 1000, TL431ACLP straight lead Ammo of 2000, TL431ACLPM formed lead TO-226/TO-92 (LP) Reel of 2000, TL431AC TL431ACLPR formed lead Reel of 2000, TL431ACLPRE3 formed
in „Spannung mit Bezug +Ub messen“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
AT89LP2052.H
/*-------------------------------------------------------------------------- AT89LP2052.H Header file for the Atmel AT89LP2052. Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc. All rights reserved. --------------------------------------------------------------------------*/ #ifndef __AT89LP2052_H__ #define __AT89LP2052_H__ /*------------------------------------------------ Byte Registers ------------------------------------------------*/ sfr SP = 0x81; sfr DPL = 0x82; sfr DPH = 0x83
in „AT89LP2052 Include Files“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
at89lp2052.h
/*-------------------------------------------------------------------------- AT89LP2052.H Header file for the Atmel AT89LP2052. Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc. All rights reserved. -------------------------------------------------------------
in „AT89LP2052 Include Files“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
tl431.pdf
TL431BCDBZT SOT-23-3 (DBZ) Reel of 3000 TL432BCDBZR Reel of 250 TL432BCDBZT TBC_ TL431BCPK 4C SOT-89 (PK) Reel of 1000 TL432BCPK 2G Bulk of 1000, TL431BCLP straight lead Ammo of 2000, TO-226/TO-92 (LP) TL431BCLPM TL431B formed lead Reel of 2000, TL431BCLPR formed lead Tube of 150 TL431BCPW TSSOP (PW
in „Sicherung bei überschreiben von VCC auslösen, wie?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
tl431.pdf
TL431BCDBZT SOT-23-3 (DBZ) Reel of 3000 TL432BCDBZR Reel of 250 TL432BCDBZT TBC_ TL431BCPK 4C SOT-89 (PK) Reel of 1000 TL432BCPK 2G Bulk of 1000, TL431BCLP straight lead Ammo of 2000, TO-226/TO-92 (LP) TL431BCLPM TL431B formed lead Reel of 2000, TL431BCLPR formed lead Tube of 150 TL431BCPW TSSOP (PW
in „bauelement für Spannungsdurchlass“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
top2008.pdf
PM49FL002, PM49FL004, ____EEPROM-PTC PT28C010, PT28C020, ____MPU-AMD 87C51, 87C521, 87C541, ____MPU-ATMEL AT80F51, AT80F52, AT87F51, AT87F52, AT87F55WD, AT87F51RC, AT89C51, AT89LV51, AT89C52, AT89LV52, AT89C55, AT89LV55, AT89C55WD, AT89C51RC, AT89S51, AT89LS51, AT89S52, AT89LS52, AT89C1051, AT89LV1051, AT89C2051, AT89LV2051, AT89C4051, AT89LV4051, AT89S8252, AT89LS8252, AT89S8252, AT89LS8252, AT89S8253, AT89LS8253, AT89S53, AT89LS53, T89C51RB2, T89C51RC2, T89C51RD2, AT89C51RB2, AT89C51EB2, AT89C51IB2, AT89C51RC2
in „[V] Top 853 Universal Programmer + 74er Tester“ · Markt ·
-
Datei
hrktar_main.lst
??_AT89LP3240_ NUMBER 000A ??_AT89LP4052_ NUMBER 0002 ??_AT89LP428_ NUMBER 0006 ??_AT89LP51ED2_ NUMBER 0011 ??_AT89LP51IC2_ NUMBER 000E ??_AT89LP51ID2_ NUMBER 0010 ??_AT89LP51RB2_ NUMBER 000C ??_AT89LP51RC2_ NUMBER 000D ??_AT89LP51RD2_ NUMBER 000F ??_AT89LP51_ NUMBER 0007 ??_AT89LP52_ NUMBER 0008 ??_AT89LP6440_ NUMBER 000B ??_AT89LP828_ NUMBER 0009 ??_AT89LS51_ NUMBER 0019 ??_AT89LS52_ NUMBER 001A ??_AT89S2051_ NUMBER 0012
in „8051 Assembler + Linker für WINDOWS 10/11“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
device2007.txt
PM39LV010, PM39LV020, PM39LV040, PM49FL002, PM49FL004, ____MPU-AMD 87C51, 87C521, 87C541, ____MPU-ATMEL AT80F51, AT80F52, AT87F51, AT87F52, AT87F55WD, AT87F51RC, AT89C51, AT89LV51, AT89C52, AT89LV52, AT89C55, AT89LV55, AT89C55WD, AT89C51RC, AT89S51, AT89LS51, AT89S52, AT89LS52, AT89C1051, AT89LV1051, AT89C2051, AT89LV2051, AT89C4051, AT89LV4051, AT89S8252, AT89LS8252, AT89S8252, AT89LS8252, AT89S8253, AT89LS8253, AT89S53, AT89LS53, T89C51RB2, T89C51RC2, T89C51RD2, AT89C51RB2, AT89C51EB2, AT89C51IB2, AT89C51RC2
in „24C04 beschreiben und auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datasheet__ICM-20948_.pdf
Interrupt FIFO Watermark Interrupt Table 13. Interrupt Sources Document Number: DS-000189 Page 27 of 89 Revision: 1.3 ICM-20948 6 DIGITAL INTERFACE 6.1 I C AND SPI SERIAL INTERFACES The internal registers and memory of the ICM-20948 can be accessed using either I C at 400 kHz or SPI at 7 MHz. SPI operates
in „20948 I2C <-> SPI?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TL431.pdf
250 TL431CDBZT SOT-23-3 (DBZ) Reel of 3000 TL432CDBZR T4C_ Reel of 250 TL432CDBZT TL431CPK 43 SOT-89 (PK) Reel of 1000 TL432CPK PREVIEWEW Bulk of 1000 TL431CLP TO-226/TO-92 (LP) Ammo of 2000 TL431CLPM TL431C Reel of 2000 TL431CLPR Tube of 150 TL431CPW TSSOP (PW) T431 Reel of 2000 TL431CPWR PDIP (P)
in „Überspannungsschutz (Crowbar) für XPORT (3.3V)“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
tl431.pdf
Temp Op Temp (°C) Device Marking Samples (1) Drawing Qty (2) (6) (3) (4/5) TL431ACLPR ACTIVE TO-92 LP 3 2000 Pb-Free CU SN N / A for Pkg Type 0 to 70 TL431AC (RoHS) TL431ACP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TL431ACP (RoHS) TL431ACPK ACTIVE SOT-89 PK 3 1000 Green (RoHS CU
in „Analogeingang: Problem bei Überlast“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Smart_Switch.pdf
1.0MHz 500µA FLM Setup Time t 50ns DD SCP DSF LCD Drive Current I 500µA 2,000µA FLM Hold Time t 50ns LC LP= 2.4kHz DHF V = 7.4V SCP, LP Rise/Fall Time t /t 15ns LC r f r CWH CWL f SCP DSD DHD Din *1 * PDO *1 Last data on first line Timing Dout *2 Beginning data on second line Diagram DSL DHL LP *3 *3 Location
in „[V] 4 Stück Smart Switch“ · Markt ·
-
PDF
LM317L.pdf
8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 125 L317LC & no Sb/Br) LM317LCLP ACTIVE TO-92 LP 3 1000 Pb-Free CU SN N / A for Pkg Type 0 to 125 L317LC (RoHS) LM317LCLPR ACTIVE TO-92 LP 3 2000 Pb-Free CU SN N / A for Pkg Type 0 to 125 L317LC (RoHS) LM317LCLPRE3 ACTIVE TO-92 LP 3 2000 Pb-Free CU
in „0-10V in Stufen mit Auf-/Ab-Kontakt durchschalten“ · Haus & Smart Home ·
-
PDF
LP3947.pdf
charger e pass transistor and charge current sensing resistor are allmode l integrated inside the LP3947. n 100mA to 500mA charge current range, in USB mode L The LP3947 operates in four modes: pre-qualification, con- LLP Package Power Dissipation: 2.7W at A = 25˚C - stant current, constant voltage
-
PDF
grundig_chassis_t5_19_22vle2000t_22-2010t_22-2940t_22-2942t_19hd_br_wp_cba_16-2941tc_19-2940t.pdf
MaximumvolumeislimitedandthereisnoaccesstoMenu"CHANNEL Bei aktivierter Funktion ist die maximale Lautstärke begrenzt und das SETUP" at activated hotel mode. Menü "INSTALLATION" ist nicht mehr anwählbar. Call up: M –> 8500 –> 9 "OPTION1" –> OK–> 8 9 "Hotel" –> / - Aufruf:M–>8500–>9"OPTION1"–>OK–>89"Hotel"–>/-"AVAIL". "AVAIL". MaximaleLautstärke
in „Grundig Fernseher defekt“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
Devices.txt
6 C5 6 C-2.5-5/4 6 BC856BSMD 6 BC639 6 BC550B-NPN-TO92-EBC 6 BAT85 6 BAT81 6 BAS70-05 6 BAS70-04 6 AT89C2051P 6 74HC245DW 6 74HC14N 6 4053N 6 4029N 6 320-916 6 2N2369 6 1XRJ45_MM_JACK 5 Z80PIO 5 Z80CTC 5 XO-14 5 UDN2981AN 5 TRIM_EU-LI10 5 TPPAD1-20 5 TLC5921DAP 5 S1D13506_128 5 R-TRIMM64P 5 R-SMD1206
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
Cypress_CY8C58LP_001-84932_0F-491909.pdf
San Jos,CA 95134-1709 • 408-943-2600 Document Number: 001-84932 Rev. *F Revised May 22, 2014 ® PSoC 5LP: CY8C58LP Family Datasheet More Information Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively
in „UART-Schnittstelle 2x verwenden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
rej03c0067_r1lp0408c.pdf
Battery backup operation. • Operating temperature: −40 to +85°C Rev.2.00, May.26.2004, page 1 of 12 R1LP0408C-I Series Ordering Information Type No. Access time Package R1LP0408CSP-5SI 55 ns 525-mil 32-pin plastic SOP (32P2M-A) R1LP0408CSP-7LI 70 ns R1LP0408CSB-5SI 55 ns 400-mil 32-pin plastic TSOP II (32P3Y-H) R1LP0408CSB-7LI 70 ns R1LP0408CSC-5SI 55 ns 400-mil 32-pin plastic TSOP II reverse (32P3Y-J) R1LP0408CSC-7LI 70 ns Rev.2.00, May.26.2004, page 2 of 12 R1LP0408C-I Series Pin Arrangement 32-pin SOP 32-pin
in „atmega mit ext. sram“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
jupiter-gps_TU30-D160-0x1_.pdf
receiver’s components are GD003F Conexant Systems, Inc. 5 March 25, 1999 TU30-D160-001/011 Jupiter LP GPS Receiver Table 4. Jupiter LP GPS Receiver External Power Requirements (typical, measured at 25° C) INPUT VOLTAGE REQUIREMENT BY MODE Operate “Keep-Alive” Power (3 VDC) Management PWRIN Voltage +3.3
in „[V] GPS-Module - Conexant Jupiter TU30-D160 mit 10kHz-Ausgang“ · Markt ·
-
PDF
LP2950-D.PDF
thermal Output Noise Voltage (10 Hz to 100 kHz) (Note 11) V mVrms n CL= 1.0 mF − 126 − CL= 100 mF − 56 − LP2951A/LP2951AC Only Reference Voltage (T = 25°C) V V A ref LP2951C/LP2951C−XX/NCV2951C* 1.210 1.235 1.260 LP2951AC/LP2951AC−XX/NCV2951AC* 1.220 1.235 1.250 Reference Voltage AT = −40 to +125°C) V ref V LP2951C/LP2951C−XX/NCV2951C* 1.200 − 1.270 LP2951AC/LP2951AC−XX/NCV2951AC* 1.200 − 1.260 Reference Voltage AT = −40 to +125°C) V ref V O = 100 mA to 100 mA,in = 23 to 30 V LP2951C/LP2951C−XX/NCV2951C* 1.185
in „Wie lange hält ein LM1117-5.0 ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LP2950_LP2951.pdf
thermal Output Noise Voltage (10 Hz to 100 kHz) (Note 11) V mVrms n CL= 1.0 mF − 126 − CL= 100 mF − 56 − LP2951A/LP2951AC Only Reference Voltage (T = 25°C) V V A ref LP2951C/LP2951C−XX/NCV2951C* 1.210 1.235 1.260 LP2951AC/LP2951AC−XX/NCV2951AC* 1.220 1.235 1.250 Reference Voltage AT = −40 to +125°C) V ref V LP2951C/LP2951C−XX/NCV2951C* 1.200 − 1.270 LP2951AC/LP2951AC−XX/NCV2951AC* 1.200 − 1.260 Reference Voltage AT = −40 to +125°C) V ref V O = 100 mA to 100 mA,in = 23 to 30 V LP2951C/LP2951C−XX/NCV2951C* 1.185
in „Warum funktioniert mein Brückengleichrichter nicht?“ · Fahrzeugelektronik ·
-
PDF
GARMIN-GPS25-xxx.pdf
0.5 kHz steps <2> Beacon bit rate, 0, 25, 50, 100, or 200 bps If valid data is received, the GPS 25LP will store it in the EEPROM and echo the PSLIB command to the beacon receiver. At power up or external reset, any stored frequency other than 0.0 causes the GPS 25LP to tune the beacon receiver. 4.2
-
PDF
GPS25LPSeries_TechnicalSpecification.pdf
0.5 kHz steps <2> Beacon bit rate, 0, 25, 50, 100, or 200 bps If valid data is received, the GPS 25LP will store it in the EEPROM and echo the PSLIB command to the beacon receiver. At power up or external reset, any stored frequency other than 0.0 causes the GPS 25LP to tune the beacon receiver. 4.2
-
Datei
AVR910JS_2313_v3_3.asm
FUNCTION ;* spiinit (Enter programming mode) ;* ;* DESCRIPTION ;* Initialize SPI interface on AVR or 'AT89 device. ;* ;*************************************************************************** spiinit: ddrd_init ; initialize port D ddrb_init ; initialize port B cbi portb,SCK ; clear SCK set_reset ; set
in „AVR - suche Datei avr910.asm von Atmel“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Darlington_BST5x.pdf
Print hammer — Solenoid — Relay and lamp driving. 2 DESCRIPTION 3 NPN Darlington transistor in a SOT89 plastic package. PNP complements: BST60, BST61 and BST62. MARKING 3 2 1 1 sym080 TYPE NUMBER MARKING CODE BST50 AS1 BST51 AS2 Fig.1 Simplified outline (SOT89) and symbol. BST52 AS3 ORDERING INFORMATION
in „Transistor für hohe Frequenz und hohe Leistung gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Tastatur.c
// -------------------------------------------------------- // Programm für AT89LP4052 in der Tastatur // Alle Reloadwerte sind ausgelegt für einen Quartztakt // von 4,000 MHz. Für ander Quartze sind die Reloadwerte // neu zu berechnen (für die Baudrate). 9600Baud // Autor : T.Hablitzel
in „Problem mit AT89LP4052 (COM Schnittstelle)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AVR910JS_2313_v3_3_STK500.asm
FUNCTION ;* spiinit (Enter programming mode) ;* ;* DESCRIPTION ;* Initialize SPI interface on AVR or 'AT89 device. ;* ;*************************************************************************** spiinit: ddrd_init ; initialize port D ddrb_init ; initialize port B cbi portb,SCK ; clear SCK set_reset ; set
in „STK500 spinnt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
kicad_8450_dcm_liste_neu_v3.pdf
opto mos 1 control, 2 switches A/B NC7SB3157 Low-Voltage SPDT Analog Switch or 2:1Multiplexer atmel AT42QT1010-TSHR Single-key Touch Sensor, SOT-23-6 AT42QT1011-TSHR Single-key Touch Sensor, SOT-23-6 AT89C2051-PU PDIP20, 2k Flash, 128B SRAM AT89C2051-SU SO20, 2k Flash, 128B SRAM AT89C4051-PU DIP20, 2k Flash, 128B SRAM AT89C4051-SU SO20, 2k Flash, 128B SRAM AT89S2051-PU PDIP20, 2k Flash, 256B SRAM AT89S2051-SU SO20, 2k Flash, 256B SRAM AT89S4051-24PU PDIP20, 4k Flash, 256B SRAM AT89S4051-24SU SO20, 4k Flash, 256B SRAM
in „KiCAD Eeschema, Bibliotheksdokumentation *.dcm als PDF-Datei“ · Platinen ·
-
PDF
PDTA143E-Series.pdf
k , R2 = 4.7 k Plastic surface mounted package; 3 leads SOT323 D B E A X y HE v M A 3 Q A A1 c 1 2 Lp e1 bp w M B e detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) A1 UNIT A max bp c D E e e1 HE Lp Q v w 1.1 0.4 0.25 2.2 1.35 2.2 0.45 0.23 mm 0.8 0.1 0.3 0.10 1.8 1.15 1.3 0.65 2.0
in „Transistor Freecom HDD Gehäuse“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
DeviceList.txt
AT89C2051U-S20 AT89C4051 AT89C4051-S20 AT89C51 AT89C51(P44) AT89C51(Q44) AT89C52 AT89C52(P44) AT89C52(Q44) AT89C55 AT89C55(P44) AT89C55(Q44) AT89C55WD AT89C55WD(P44) AT89C55WD(Q44) AT89LV51 AT89LV51(P44) AT89LV51(Q44) AT89LV52 AT89LV52(P44) AT89LV52(Q44) AT89LV55 AT89LV55(P44) AT89LV55(Q44) AT89LS51 AT89LS51(P44) AT89LS51(Q44) AT89LS52 AT89LS52(P44) AT89LS52(Q44) AT89LS53 AT89LS53(P44) AT89LS53(Q44) AT89LS8252
in „[V] Genius G540 EPROM/Flash/uC Programmer (USB)“ · Markt ·
-
PDF
LP104V2-B1_CAS_Rev_0.pdf
Voltage Vcc 3.0 3.3 3.6 Vdc Power Supply Input Current Icc 230 270 311 mA 1 Power Consumption Pc - 0.89 1.02 Watt 1 LAMP : Operating Voltage V BL 515 630 VRMS 2 Operating Current BL 2.0 5.0 6.0 mA Established Starting Voltage Vs 3 at 25 °C 845 VRMS at 0 °C 1015 VRMS Operating Frequency BL 40 60 80 kHz
in „TFT (3 * 6 Bit TTL Interface) an PIC 16F877“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at42qt1070.pdf
increased response time. During calibration, touch and during the detect integrator (DI) period, the LP mode is temporarily set to LP mode 1 for a faster response. AT42QT1070 [DATASHEET] 8 9596C–AT42–05/2013 The QT1070 operation is based on a fixed cycle time of approximately 8 ms. The LP mode setting
in „QTOUCH Controller Atmel AT42QT1070 Timing Problem bei I2C ?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
pwm_8bit.c
/* 8bit PWM mit AT89LP4052 */ /* Output P3.4(T0) und P3.5 (T1)*/ #include<at89lp2052.h> unsigned char z; char count, dimm, value; unsigned char code pulsbreite[] = { 0, 1, 2, 3, 4, 6, 8, 11, 16, 23, 32, 45, 64, 90, 127
in „AT89LP4052 mehrmals geflasht -> defekt?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Values.txt
HD-F103 6 HD-A101 6 GND 6 ENC28J60-DIL 6 CNY17 6 C1206 6 BD243 6 BC639 6 BC559 6 BC327 6 BC107 6 BAT81 6 AT89C2051P 6 78L05 6 74HC245DW 6 74HC14N 6 560R 6 51R 6 50R 6 500mA 6 47uF 6 47µF 6 4,7 µF 6 4,7µF 6 470K 6 4µ7 6 4053N 6 4029N 6 3k 6 33R 6 330R 6 30pF 6 2N2907 6 2N2369 6 2K2 6 2.7k 6 240 6 22 pF 6 2.2k
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
IS25LP128.pdf
3.0V (Typ), Max. 104MHz Integrated Silicon Solution, Inc.- www.issi.com 80 Rev. L9 02/20/2022 IS25LP128 9.3 DC CHARACTERISTICS (Under operating range) Symbo (2) l Parameter Condition Min Typ Max Units NORD at 50MHz, 5 9 (3) FRD Single at 133MHz 7 11 ICC1 V CCActive Read current FRD Quad at 133MHz 10
-
PDF
FLASH_IS25LP128.pdf
3.0V (Typ), Max. 104MHz Integrated Silicon Solution, Inc.- www.issi.com 80 Rev. L6 04/15/2019 IS25LP128 9.3 DC CHARACTERISTICS (Under operating range) Symbo (2) l Parameter Condition Min Typ Max Units NORD at 50MHz, 5 9 (3) FRD Single at 133MHz 7 11 ICC1 V CCActive Read current FRD Quad at 133MHz 10
in „STM32L4 memory-mapped QSPI Lesegeschwindigkeit maximieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
NT7701Ver2.1.pdf
shift register shift data input/output pin Is an Input pin when L/R is at VSS level “L” and an output pin when L/R is at VDD level “H” EIO 2 When EIO i2 used as an input pin, it will be pulled-down When EIO 2 is used as an output pin, it won’t be pulled-down LP Bi-directional
in „Wintek WD-H3224V 320x240“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SMD-PHILIPS_1999.pdf
BST51 SC-62/SOT89 6D- BC817W SC-70/SOT323 AS3 BST52 SC-62/SOT89 9Ap PMMT491A SOT23 AT1 BST39 SC-62/SOT89 9At PMMT491A SOT23 AT2 BST40 SC-62/SOT89 9Bp PMMT591A SOT23 AtQ 2PD1820AQ SC-70/SOT323 9Bt PMMT591A SOT23 AtR 2PD1820AR
in „Datenbuch Valvo 1977 gesucht“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LP171WE2-TLA4.pdf
terminal is colored pink and the low voltage side terminal is yellow. Ver. 1.0 Mar 30. 2007 9 / 27 LP171WE2 Liquid Crystal Display Product Specification 3-3. Signal Timing Specifications This is the signal timing required at the input of the User connector. All of the interface signal timing should be
-
PDF
LP171WP4-TLB1.pdf
terminal is colored Sky Blue and the low voltage side terminal is Black. 8 / 27 Ver. 1.0 Mar. 13, 2007 LP171WP4 Liquid Crystal Display Product Specification 3-3. Signal Timing Specifications This is the signal timing required at the input of the User connector. All of the interface signal timing should be
in „Display VGA --> lvds: LP171WP4 TLB1“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lcd-moduldip204-4.pdf
normal; REV=1:inverse display) CG-/SEG-RAM blink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM Sets the CG RAM address. CG RAM data is sent Address Set 0 0 0 0 1 AC and received after this setting. 39µs SEG RAM 1 0 0 0 1 * * AC Sets the SEG RAM
in „4Bit Modus beim LCD KS0073? Grundsatzfrage“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LCD204DIP_EAS.pdf
normal; REV=1:inverse display) CG-/SEG-RAM blink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM Sets the CG RAM address. CG RAM data is sent Address Set 0 0 0 0 1 AC and received after this setting. 39µs SEG RAM 1 0 0 0 1 * * AC Sets the SEG RAM
in „Ausgabe verlangsamen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LCD204DIP_EAS.pdf
normal; REV=1:inverse display) CG-/SEG-RAM blink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM Sets the CG RAM address. CG RAM data is sent Address Set 0 0 0 0 1 AC and received after this setting. 39µs SEG RAM 1 0 0 0 1 * * AC Sets the SEG RAM
in „Bascom LCD Zeichen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EAS-4x20LCD.pdf
normal; REV=1:inverse display) CG-/SEG-RAM blink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM Sets the CG RAM address. CG RAM data is sent Address Set 0 0 0 0 1 AC and received after this setting. 39µs SEG RAM 1 0 0 0 1 * * AC Sets the SEG RAM
in „Bausatz Add-on für AVR-NET-IO“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EA_DIP204B-4NLW.pdf
normal; REV=1:inverse display) CG-/SEG-RAMblink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM 0 0 0 0 1 AC Sets the CG RAMaddress. CG RAMdata is sent39µs Address Set and received after this setting. SEG RAM Sets the SEG RAMaddress. SEG RAMdata
in „Frage zu Display DIP204B-4NLW“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EA_DIP204B-4NLW.pdf
normal; REV=1:inverse display) CG-/SEG-RAMblink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM 0 0 0 0 1 AC Sets the CG RAMaddress. CG RAMdata is sent39µs Address Set and received after this setting. SEG RAM Sets the SEG RAMaddress. SEG RAMdata
in „EA-DIP204-4 ASCII Zeichen senden 4 Bit“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
dip204-4.pdf
normal; REV=1:inverse display) CG-/SEG-RAMblink (BE=0: disable; BE=1: enable) 1 0 0 0 0 1 DL N RE BE LP LP=0: normal mode; LP=1: low power mode 39µs CG RAM 0 0 0 0 1 AC Sets the CG RAMaddress. CG RAMdata is sent39µs Address Set and received after this setting. SEG RAM Sets the SEG RAMaddress. SEG RAMdata
in „RM 2,0mm Platinen Stecker“ · Markt ·
