-
PDF
LTC1407CMSE.pdf
LTC1407/LTC1407A Serial 12-Bit/14-Bit, 3Msps Simultaneous Sampling ADCs with Shutdown U FEATURES DESCRIPTIO ® 3Msps Sampling ADC with Two Simultaneous TheLTC 1407/LTC1407Aare12-bit/14-bit,3MspsADCs Differential
-
PDF
1407fa.pdf
LTC1407/LTC1407A Serial 12-Bit/14-Bit, 3Msps Simultaneous Sampling ADCs with Shutdown U FEATURES DESCRIPTIO ® ■ 3Msps Sampling ADC with Two Simultaneous TheLTC 1407/LTC1407Aare12-bit/14-bit,3MspsADCs Differential
-
Datei
LTC1407.vhd
-- Engineer: Lothar Miller -- -- Create Date: 22:50:57 07/26/2009 -- Design Name: -- Module Name: LTC1407 - Behavioral ---------------------------------------------------------- library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; entity LTC1407 is Port ( clk50 : in STD_LOGIC; cs : in
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
Datei
LTC1407_tb.vhdl
TYPE TestData IS ARRAY (NATURAL range <>) OF StepData; CONSTANT MyAdrSize : INTEGER := 20; COMPONENT LTC1407 Port ( clk50 : in STD_LOGIC; cs : in STD_LOGIC; -- chip-select: ADC starts with setting cs high frc : in STD_LOGIC; -- free running conversion (high) or single shot (low) sck : out STD_LOGIC; conv
in „Seltsame (Neben-)Effekte in der Simulation“ · FPGA, VHDL & Co. ·
-
PDF
FPGA_Kits_Vergleich_120205.pdf
D, shared with PMOD) AC-97 Audio Codex - - Line in/out, mic, headphone, - - - LM4550 ADC 2 x 14bit LTC1407A - - - with pre-amp LTC6912 - - 1.5Ms/s DAC - - - 4 x 12bit (LTC2624) - - Oscillator 100 / 66.7 / 40 MHz 100 MHz 100 MHz 50MHz and 66MHz 50MHz 100 / 50 / 25 MHz I/O 2x PMOD (12pin) =16 I/O 4x PMOD
in „Vergleich und Erfahrung zu LX9 MicroBoard, Nexys 3 und Atlys“ · FPGA, VHDL & Co. ·
-
Datei
sr_adc4.vhdl
library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; -- Module to communicate with LTC1407 -- can be used for single-shot conversion (both channels) or -- free running conversion. -- At free running conversion, memory address lines will be incremented on each sample Entity sr_adc4 is
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
Datei
sr_adc.vhdl
library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; -- Module to communicate with LTC1407 -- can be used for single-shot conversion (both channels) or -- free running conversion. -- At free running conversion, memory address lines will be incremented on each sample entity sr_adc is Port
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
Datei
sr_adc.vhdl
library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; -- Module to communicate with LTC1407 -- can be used for single-shot conversion (both channels) or -- free running conversion. -- At free running conversion, memory address lines will be incremented on each sample entity sr_adc is Port
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
Datei
sr_adc5.vhdl
library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; -- Module to communicate with LTC1407 -- can be used for single-shot conversion (both channels) or -- free running conversion. -- At free running conversion, memory address lines will be incremented on each sample entity sr_adc5 is
in „Der vhdl-Schnipsel-Anfängerfragen Thread“ · FPGA, VHDL & Co. ·
-
PDF
Engeler_DCF77.pdf
ARCHITECTURES OF DCF77 RADIO-CONTROLLED CLOCKS (DRAFT) 13 Xilinx XC3S1400AN FPGA Gain 3600 s control memory LTC6912 PGA BF245A A/D Random Phase Cor- Second Time LCD JFET delay detect relate detect decode LTC1562 LTC1407 8th order 14 bit bandpass 930 kS/s synck mulate Ssyncd Debug D/A LTC2624 HKW FTD02011R 4 channel
-
PDF
AoE3_chapter9.pdf
swivch buck/boost TPS6024x - - - • buck-boost 1.8-5.5 2.7, 3, 3.3, 5 0.7 3.3 40 160 0.25 3 low noise LTC1517-5 - - • - reg 5V 2.7-5 5.0 1 3 50 800 0.006 all micropower reg 5V LTC3200 - - • • reg 5V 2.7-4.5 +5V 0.4 3.6 100 2000 i 3.5 3.6 w LTC1682 - • - • LDO, adj Vout 1.8-4.4 2.5-5.5 0.2 3 50 550 0.15
in „Labornetzgerät - Fragen zum Schaltplan“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
pm2534ocr.pdf
input 8 GND Ground 17 12 Input 2 9 CF/ZC OUT Digital output 18 RA Range resistor A 3-34 3.7.12 Linear LTC1052 chopper-stabilized operational amplifier D E S C R I P T I O N The LTC1052 are low noise chopper-stabilized opamps manufactured using Linear Technology’s enhanced ttcmos!™ silicon gate process.
in „Pjilips PM2519“ · Markt ·
-
PDF
Diplomarbeit_PID.pdf
Spartan-3E Starter Kit verfügt über einen 2-Kanal 14-Bit Analog-Digital-Wandler-Chip (Linear Technology LTC1407A-1). Diesem vorgeschaltet ist ein Verstärkerbaustein (Linear Technology LTC6912-1) der eine Spannungsverstärkung um die Faktoren 0, 1, 2, 5, 10, 20, 50 oder 100 vornehmen kann. Sowohl der AD-Wandler