-
Bild
LTspice Simulation Schaltplan und Wellenform
LTspice - poti.asc File Edit View Hierarchy Simulate Tools Window Help poti.asc poti.raw V(pot) 1.1KV 0.5KV 0.0KV 1.0A 0.9A 0.8A 0.7A 0.6A 0.5A 0.4A 0.3A 0.2A 0.1A 0.0A 0.1s 0.2s 0.3s 0.4s 0.5s 0.6s 0.7s
-
Bild
LTspice Simulation Schaltplan und Spannungsverlauf
LTspice - poti.asc File Edit Hierarchy View Simulate Tools Window Help poti.asc poti.raw V(pot) 1.1kV 0.5kV 0.0kV V(out1)(out1) 1000V 900V 700V 500V 300V 100V 00V 0.0s 0.1s 0.2s 0.3s 0.4s 0.5s 0.6s 0.7s 0.8s 0.9s 1.0s poti.asc pot V2 R1 V1R=V(pot) PWL(0 1 1 1k) 1 .tran 1 x = 0.600s y = 1.080kV Alternate
-
Bild
LTspice Simulation Schaltplan und Diagramm
Poti 1k .tran 100m .param k 0 0.1 1.65V = 50mA V+ D2 1n4148 D1 1n4148 R3 33 V U1 TI872 R6 BC557C Q1 R5 1k R4 100 R1a {1*k*1+u} R1b {1*(1-k)+1u} 12k R1 560 .meas TRAN AVG I(R4) FROM 0 TO 100m V1 24 Istwert [mA] Abweichung [uA] Sollwert [mA] error list
-
Bild
LTspice Simulation Schaltplan und Stromkurvenverlauf
log-Frequenzregler-v3.asc log-Frequenzregler-v3.raw Ic(Q3) 0.01A 0.001A 0.0001A 1e-05A 1e-06A 0.0s 0.1s 0.2s 0.3s 0.4s 0.5s 0.6s 0.7s 0.8s 0.9s 1.0s x= 0.777s y= 1.284mA .param x=0.99 R2 8k R1 10k*time+1 V5 {flat(2m)} Q1 2N2222 V3 15 R3 10k*(1-time)+1 Poti V2 15 Q3 2N2222 V6 {flat(2m)} Q2a 2N2222 Q2b 2N2222 V7 {flat(2m)} .tran 0 1 0 100u .step temp 20 21 0.1
