-
Datei
SMY202.HEX.txt
:20A460009EE81EA301ECC01EA301EAC01CC301A0E81CC301A2E81EA301BAC01EA301B8C034 :20A480001CC301A4E81CC301A6E81EA301F0C01EA301EEC01CC301A8E81CC301AAE81EA35D :20A4A00001F2C01CC301ACE81CC701AEE800EF5AFEF0A301BAC01EA301B8C01CC301E2E8C2 :20A4C0001CC301E4E81EA301D0C01EA301CEC01CC81EC81CC800C90A00EF2D10C301E6E8EF :20A4E0001CC301E8E81EA301E0C01EA301DEC01CC301EAE81CC301ECE81EA301A6C01CC37D :20A5000001EEE81CB301FEC01CC701F0E81CC701F1E800CB01E4E8CB01E2E8EF47ECC70145
in „[V] Rohde und Schwarz SMY02 9kHz-2.080Gh Signal Generator“ · Markt ·
-
Bild
LinkedIn-Post über Texas Instruments MSPM33C321A Mikrocontroller
across a growing MCU portfolio. Key Features - ARM® Cortex®-M33 CPU at 160MHz - Up to 1MB of flash with ECC and 256kB SRAM with ECC - 16µA standby current with 64kB SRAM and CPU/register retention - High performance 9.4MSPS dual SAR ADCs and comparators UNICOMM, QSPI, I2S/TDM, & CAN-FD - Separate VBAT power domain with RTC, IWDT and tamper IO - Low cost 100-pin package devices starting from $2.81 at 1ku Read more here https://lnkd.in/dE_2AKft Introducing the MSPM33C21A with Arm Cortex-M33 TEXAS INSTRUMENTS MSPM33C321A Advanced Security, Balance of Cost and Performance
in „Übernahmen, AI-Mikrocontroller für Automotive, Linux 6.19, Home Assistant-Alternative uvam“ · Mikrocontroller und Digitale Elektronik · · Screenshots
-
PDF
S32K-RM.pdf
is reserved. Reserved This read-only field is reserved and always has the value 0. 28–24 Parity or ECC Error Location PEELOC 00 Non-correctable ECC event from SRAM_L 01 Non-correctable ECC event from SRAM_U 08 1-bit correctable ECC event from SRAM_L 09 1-bit correctable ECC event from SRAM_U Table continues
-
Datei
disassebled_original_working.asm
e0 ldi r25, 0x00 ; 0 ec8: 89 2b or r24, r25 eca: 29 f0 breq .+10 ; 0xed6 <_Z14serialEventRunv+0x46> ecc: 0e 94 00 00 call 0 ; 0x0 <__heap_end> ed0: 81 11 cpse r24, r1 ed2: 0c 94 00 00 jmp 0 ; 0x0 <__heap_end> ed6: 08 95 ret 00000ed8 <_ZN9UartClasscvbEv>: ed8: 81 e0 ldi r24, 0x01 ; 1 eda: 08 95 ret 00000edc
in „Bizarrer Firmware crash - ATmega4808. Wie Debuggen?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
fritzbox_7590_log.txt
0xb8000000-0xb81fffff] [ 2.635082][ T1] pci 0000:00:00.0: bridge window [mem 0xb8200000-0xb82fffff pref] [ 2.643219][ T1] pcieport 0000:00:00.0: enabling device (0000 -> 0003) [ 2.650175][ T1] intel-pcie 18900000.pcie
in „FritzBox 7590 Boot Loop“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
disassebled_minimal_change_crash.asm
e0 ldi r25, 0x00 ; 0 ec8: 89 2b or r24, r25 eca: 29 f0 breq .+10 ; 0xed6 <_Z14serialEventRunv+0x46> ecc: 0e 94 00 00 call 0 ; 0x0 <__heap_end> ed0: 81 11 cpse r24, r1 ed2: 0c 94 00 00 jmp 0 ; 0x0 <__heap_end> ed6: 08 95 ret 00000ed8 <_ZN9UartClasscvbEv>: ed8: 81 e0 ldi r24, 0x01 ; 1 eda: 08 95 ret 00000edc
in „Bizarrer Firmware crash - ATmega4808. Wie Debuggen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Lattice_Timing_Closure.pdf
Timing Closure 97 Attacking Timing Issues Name Fanout Delay (ns) Site Resource REG_DEL --- 0.243 R81C10C.CLK to R81C10C.Q1 U_top/module_A/submodule_B/SLICE_2 (from sys_clk) ROUTE 3 0.516 R81C10C.Q1 to R81C12D.D0 U_top/module_A/submodule_B/ col_count_4 CTOF_DEL --- 0.147 R81C12D.D0 to R81C12D.F0 U_top/module_A/submodule_B/ SLICE_25670 ROUTE 1 0.255 R81C12D.F0 to R81C12D.C1 U_top/module_A/submodule_B/ m27_e_s_10_1 CTOF_DEL --- 0.147 R81C12D.C1 to R81C12D.F1 U_top/module_A/SLICE_25670 ROUTE 1 0.562 R81C12D.F1 to R81C14A.A1 U_top/module_A/m27_s_10_1 CTOF_DEL
in „IO constraints für asynchrone Inputs in Lattice Diamond“ · FPGA, VHDL & Co. ·
-
Datei
CoolTerm_Capture__FritzAVM_1V8.CoolTermSettings__2026-06-27_08-52-21-633.txt
Registered ramoops as persistent store backend [ 0.151951][ T1] ramoops: attached 0x100000@0x86000000, ecc: 16/0 [ 0.176719][ T1] SCSI subsystem initialized [ 0.177422][ T1] usbcore: registered new interface driver usbfs [ 0.177764][ T1] usbcore: registered new interface driver hub [ 0.178129][ T1] usbcore
in „FRITZ!Box 7490 Bootloop“ · Mikrocontroller und Digitale Elektronik ·