-
PDF
H8-325.pdf
100 — — — — — — — — — — — — 250 1 249 2 124 2 249 — — 3 124 — — 500 1 124 1 249 2 124 — — 2 249 — — 1k 0 249 1 124 1 249 — — 2 124 — — 2.5k 0 99 0 199 1 99 1 124 1 199 1 249 5k 0 49 0 99 0 199 0 249 1 99 1 124 10k 0 24 0 49 0 99 0 124 0 199 0 249 25k 0 9 0 19 0 39 0 49 0 79 0 99 50k 0 4 0 9 0 19 0 24 0 39 0 49 100k — — 0 4 0 9 — — 0 19 0 24 250k 0 0* 0 1 0 3 0 4 0 7 0 9 500k 0 0* 0 1 — — 0 3 0 4 1M 0 0* — — 0 1 — — 2.5M 0 0* Notes: Blank: No setting is available. —: A setting is available, but the bit rate is inaccurate
in „Programmer für HD6473258P10 selber bauen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC39I_AT_COMMANDS.pdf
C1 I chann TS timAdv PWR dBm Q ChMod Searching MS is connected: Serving Cell I Dedicated channel chann rs dBm MCC MNC LAC cell NCC BCC PWR RXLev C1 I chann TS timAdv PWR dBm Q ChMod 1013 19 -76 001 01 1001 0103 7 7 33 -105 33 I 1015
in „DTMF mit GSM Modem auswerten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
an_06-65.pdf
the output voltage remains con- stant; point D thus represents a typical constant volt- Short Cu-i-uK Load ageoperatingpoint. Further decreases inload resistance are accompanied by further increases in IOUTwith no change in the output voltage until the output current FIGURE 13. Operating locusof a CV
in „HP 6966A Schaltplan / Manual“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
isco_3700.pdf
4 7 INHIBIT 1K K 6 3 K 8 3 B GND Vfb 1 330UH F GND GND 1 R 2N6290 0 1 1 F F 7 5 1 0 0 9 B FLOW PULSE 1 R C 1 3 C 1 C 2 C C1 F VP . 3 2 1. U10 R13 R11 1 2 EVENT MARK GND GND VP 1K 100K HC14 4 B GND GND GND GND GND GND
in „Reparatur Motorsteuerung, Probennehmer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCU_-_HR8P506_Datasheet_e.pdf
and other applications. 1. 3 Block Diagram GPIO X 46 Clock Reset SCU WDT Interrupt X 1 RTC P X 1 36K Bytes 8K Bytes A CORTEX-M0 FLASH SRAM LCDC/LEDC 8x28 AHB 12Bit ADC X 16ch AHB-APB Bridge SPI APB X 2 16Bit Timer 32Bit Timer UART EUART I2C X 4 X 1 X 2 X 1 X 1 Figure 1-1 HR8P506 Block Diagram Preliminary
in „Re - Programmierung eines Cortex M0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
13475.pdf
13.2.2 NVIC_SCBDeInit function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224 13.2.3 NVIC_PriorityGoupConfig function . . . . . . . . . . . . . . . . . . . . . . . . . . . 224 13.2.4 NVIC_Init function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32F: SPI "Halbduplex"“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
robot-mit-cplusplus-anteilen-noheap-trotzdem-grosz.objdump.txt
73ff movt r3, #65535 ; 0xffff 80003bc: 61fb str r3, [r7, #28] 80003be: f242 234c movw r3, #8780 ; 0x224c 80003c2: f6cf 73ff movt r3, #65535 ; 0xffff 80003c6: 623b str r3, [r7, #32] 80003c8: bf00 nop 80003ca: 6a3b ldr r3, [r7, #32] 80003cc: f1c3 0300 rsb r3, r3, #0 80003d0: 617b str r3, [r7, #20] 80003d2
in „ROM-Auslastung von C++-Programm reduzieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Place_Route_Trace_Report.pdf
ltssm/u1_lbk_sm/lbk_sloopback (from clk_125_c +) Destination: FF Data in pcie/u1_pcs_pipe/enable_det_ch0 (to pcie/pclk +) Delay: 2.983ns (20.2% logic, 79.8% route), 3 logic levels. Constraint Details: 2.983ns physical path delay pcie/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/SLICE_2062 to pcie/u1_