-
PDF
TDA8425.pdf
4.7 − − s SCL rise time t − − 1 s r SCL fall time f − − 0.3 s Set-up time for start condition SU; STA 4.7 − − s Hold time for start condition HD; STA 4 − − s Set-up time for stop condition SU; STO 4.7 − − s Time bus must be free before a new transmission can start BUF 4.7 − − s Set-up time DATA SU;
-
PDF
MAX1647.PDF
Serial-Clock High Period HIGH 4 µs SCL Serial-Clock Low Period LOW 4.7 µs Start-Condition Setup Time SU:STA 4.7 µs Start-Condition Hold Time HD:STA 4 µs SDA Valid to SCL Rising-Edge t 250 ns Setup Time, Slave Clocking in Data SU:DAT SCL Falling Edge to SDA Transition HD:DAT 0 ns SCL Falling Edge to SDA Valid
in „Win98 Diagnose Notebook Akku immer 50%“ · PC Hard- und Software ·
-
PDF
MAX1647_1_.PDF
Serial-Clock High Period HIGH 4 µs SCL Serial-Clock Low Period LOW 4.7 µs Start-Condition Setup Time SU:STA 4.7 µs Start-Condition Hold Time HD:STA 4 µs SDA Valid to SCL Rising-Edge t 250 ns Setup Time, Slave Clocking in Data SU:DAT SCL Falling Edge to SDA Transition HD:DAT 0 ns SCL Falling Edge to SDA Valid
-
PDF
datasheet__4_.pdf
spike width on bus − − 100 ns BUF bus free time 4.7 − − s t START condition set-up time 4.7 − − s SU;STA HD;STA START condition hold time 4.0 − − s LOW SCL LOW time 4.7 − − s HIGH SCL HIGH time 4.0 − − s r SCL and SDA rise time − − 1.0 s t SCL and SDA fall time − − 0.3 s f SU;DAT data set-up time 250 −
in „Wie verbindet man pcf8593 und arduino (eigentlich irgend uC)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ADT7420.pdf
t F 0.3 μs HoldTime (Start Condition), t 0.6 μs After this period, the first clock is generated HD:STA SetupTime (Start Condition), t SU:STA 0.6 μs Relevant for repeated start condition Data SetupTime, t SU:DAT 0.02 μs SetupTime (Stop Condition), t SU:STO 0.6 μs Data HoldTime, t HD:DATMaster) 0.03 μs
in „STM32F4 mit I2C-Sensor“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
24LC256_32k_I2C-EEPROM.pdf
TF SDA and SCL fall time — 300 ns All except, 24FC256 (Note 1) — 100 1.8V ≤ VC ≤ 5.5V 24FC256 6 THD:STA Start condition hold time 4000 — ns 1.8V ≤ CC < 2.5V 600 — 2.5V ≤ VC ≤ 5.5V 600 — 1.8V ≤ VC < 2.5V 24FC256 250 — 2.5V ≤ CC ≤ 5.5V 24FC256 7 TSU:STA Start condition setup time 4700 — ns 1.8V ≤ CC < 2.5V
in „immer noch EEprom“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EEPROM.pdf
TF SDA and SCL fall time — 300 ns All except, 24FC256 (Note 1) — 100 1.8V ≤ VC ≤ 5.5V 24FC256 6 THD:STA Start condition hold time 4000 — ns 1.8V ≤ CC < 2.5V 600 — 2.5V ≤ VC ≤ 5.5V 600 — 1.8V ≤ VC < 2.5V 24FC256 250 — 2.5V ≤ CC ≤ 5.5V 24FC256 7 TSU:STA Start condition setup time 4700 — ns 1.8V ≤ CC < 2.5V
in „EEPROM auslesen (24xx256) mit Pic16f819, an PC über RS232“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
INA102.pdf
= +25°C 0.05 0.02 * % of FS G = 1000 T = +25°C 0.1 0.05 * % of FS A G = 1 TA= T MINto TMAX 0.045 0.015 * % of FS G = 10 TA= T MINto TMAX 0.045 0.015 * % of FS G = 100 T = T to T 0.075 0.03 * % of FS A MIN MAX G = 1000 TA= T MINto TMAX 0.15 0.1 * % of FS RATED OUTPUT Voltage RL= 10k ± (|V CC– 2.5) * *
in „Pulsmessung und Anzeige der Pulswelle auf einem LCD Display“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Praktikumsbeleg_A3_1_.pdf
mit: TA= L A U A(s)−U q(s) RA 1+ sT A RA uq(t) T A 1.5msek Blockbild: U As) 1 1 IA(s) G = ∗ RA 1+ sTA - U qs) Ankerrückwirkung: G 5 uq(t) = cΦ∗ω(t) cF: magnetischer Fluß U q(s) G 5(s) = Ω(s) = cΦ Blockbild: Ω(s) U qs) G 5= cΦ cF= 1.3Vs Reibung G 4 M Re (t) = kR∗ω(t) kR: Reibungswert M Re (s) = kR∗Ω(
in „Frage zu Übertragungsfunktion, Sprungantwort“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MAX6956_i2c_28_LED.pdf
Free Time Between a STOP tBUF 1.3 µs and a START Condition Hold Time (Repeated) START Condition tHD, STA 0.6 µs Repeated START Condition tSU, STA 0.6 µs Setup Time STOP Condition Setup Time tSU, STO 0.6 µs Data Hold Time tHD, DAT (Note 3) 15 900 ns Data Setup Time tSU, DAT 100 ns SCL Clock Low Period LOW
in „Suche IC für LED Bar-Anzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lg_lh-cx245_cx246_cx247_cx640__1_.pdf
26.30 22 0.07 0.06 22 0.00 0.00 48 17 15.61 15.61 35 31.58 31.58 23 0.390.61 23 2.00 2.00 IC710 (AMP,STA508) 18 NC NC 36 31.58 31.58 24 2.35 2.04 24 0.00 0.00 1 0.00 0.00 190.00 0.00 IC770 (AMP,STA508) 25 2.35 2.05 25 0.00 0.00 2 15.60 15.60 20 0.02 0.02 1 0.00 0.00 26 1.44 1.46 26 2.47 2.47 3 15.60 15.60
in „Netzteil von LG LH-C360 defekt“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AT24C01A_02_04_08_16__2001_.pdf
0.1 4.5 0.1 0.9 µs tBUF Time the bus must be free b(1)re 4.7 1.2 µs a new transmission can start tHD.STA Start Hold Time 4.0 0.6 µs tSU.STA Start Setup Time 4.7 0.6 µs t Data In Hold Time 0 0 µs HD.DAT t Data In Setup Time 200 100 ns SU.DAT tR Inputs Rise Time(1) 1.0 0.3 µs tF Inputs Fall Time1) 300 300
-
PDF
ST62T65_Datasheet.pdf
conversion has to be separately initiated by writing low pass filter may be used at the analog input to the STA bit. pins to reduce input voltage variation during con- The STA bit is continuously scanned so that, if the version. user sets it to “1” while a previous conversion is in progress, a new conversion
in „External RC Network / ST62T65“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ST6265C.pdf
conversion has to be separately initiated by writing low pass filter may be used at the analog input to the STA bit. pins to reduce input voltage variation during con- The STA bit is continuously scanned so that, if the version. user sets it to “1” while a previous conversion is in progress, a new conversion
in „Code Space Overlap Fehler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCF8591_ADC.pdf
suppressed by the input filter t bus free time between a STOP and START 4.7 - - s BUF condition tSU;STA set-up time for a repeated START condition 4.7 - - s t hold time (repeated) START condition 4.0 - - s HD;STA tLOW LOW period of the SCL clock 4.7 - - s tHIGH HIGH period of the SCL clock 4.0 - -
in „PCF8591 - I2C Protokoll“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCF8593.pdf
suppressed by the input filter BUF bus free time between a 4.7 - - μs STOP and START condition SU;STA set-up time for a repeated 4.7 - - μs START condition HD;STA hold time (repeated) START 4.0 - - μs condition LOW LOW period of the SCL clock 4.7 - - μs HIGH HIGH period of the SCL clock 4.0 - - μs r
in „PCF8593 über I2C Bus steuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCA8574-rev02.pdf
SCL clock frequency 0 - 400 kHz BUF bus free time between a STOP and START 1.3 - - s condition HD;STA hold time (repeated) START condition 0.6 - - s SU;STA set-up time for a repeated START condition 0.6 - - s SU;STO set-up time for STOP condition 0.6 - - s t data hold time 0 - - ns HD;DAT VD;ACK data
in „NXP PCA8574 hat Phänomen mit 2 Adressen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LTC2945.pdf
Period 50 600 ns HIGH tBUF(MIN) MinimumBus Free Time Between Stop/Start 0.12 1.3 μs Condition tHD,STA(MIN) MinimumHold Time After (Repeated) Start 140 600 ns Condition tSU,STA(MIN) MinimumRepeated Start Condition Set-Up 30 600 ns Time tSU,STO(MIN) MinimumStop Condition Set-Up Time 30 600 ns tHD,DATI
in „U/I/P Metrer für Netzteile“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
2945f.pdf
Period 50 600 ns HIGH tBUF(MIN) MinimumBus Free Time Between Stop/Start 0.12 1.3 μs Condition tHD,STA(MIN) MinimumHold Time After (Repeated) Start 140 600 ns Condition tSU,STA(MIN) MinimumRepeated Start Condition Set-Up 30 600 ns Time tSU,STO(MIN) MinimumStop Condition Set-Up Time 30 600 ns tHD,DATI
in „I2C mit Bascom Fehlersuche bei LTC2945“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ads122c04.pdf
MAX UNIT STANDARD-MODE fSCL SCL clock frequency 0 100 kHz Hold time, (repeated) START condition. tHD;STA 4 µs After this period, the first clock pulse is generated. t Pulse duration, SCL low 4.7 µs LOW tHIGH Pulse duration, SCL high 4.0 µs tSU;STA Setup time, repeated START condition 4.7 µs tHD;DAT Hold
in „ads122C04 ADC 24Bit“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
24LC32A.pdf
HDSTA Start condition hold time 600 — ns 2.5V ≤ VCC≤ 5.5V 4000 — 1.8V ≤ VCC< 2.5V (24AA32A) 7 TSU STA Start condition setup time 600 — ns 2.5V ≤ VCC≤ 5.5V 4700 — 1.8V ≤ VCC< 2.5V (24AA32A) 8 T HDDAT Data input hold time 0 — ns (Note 2) 9 TSU DAT Data input setup time 100 — ns 2.5V ≤ VCC≤ 5.5V 250 —
in „I2C Eeprom: Buskollisionen nach einem schnellen Reset“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD22057.pdf
governed by the product of the two lag compo- gain accuracy or linearity; however, it can compromise ac sta- bility. When operating from a power supply of 5 V or less (and, nents, CLAG R LAG. For the values shown in Figure 15, this time constant is programmed at approximately 10 s. There- therefore, VOUT
in „Grundsätzliches zur Spannungs,Srommessung“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
st6215c.pdf
has to be separately initiated by Caution: Only one I/O line must be configured as writing to the STA bit. an analog input at any time. The user must avoid any situation in which more than one I/O pin is se- The STA bit is continuously scanned so that, if the lected as an analog input simultaneously
in „ST6 Familie von ST“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCF8563_6.pdf
- % IC-bus timing characteristics (see Figure 21) [2][3] SCL SCL clock frequency [4]- - 400 kHz HD;STA hold time (repeated) START condition 0.6 - - s SU;STA set-up time for a repeated START condition 0.6 - - s LOW LOW period of the SCL clock 1.3 - - s HIGH HIGH period of the SCL clock 0.6 - - s r rise
in „Frage zum Counter der RTC PCF8563“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Specification_SIPLACE_F5_HM_eng.pdf
or another empty tape cutter changeover table can be placed on the right. The component feeders are sta- tionary during the placement proc- ess, therefore it is possible to refill Feeder Table Compressed Air components or splice tapes with- Centering Position Feeder Connection out stopping the machine
in „Siemens SIPLACE Bestückungsautomat F5HM - ideal wenn man selber bestücken möchte“ · Markt ·
-
PDF
am79c961.pdf
015] D[07] WE Flash PRAB[015] PRDB[07] CS OE SD[015] BPCS 16Bit SROE System Data PCnetISA + Controller PRDB[2]/EEDO DO 24Bit System PRDB[1]/EEDI DI Address EEPROM SA[019] PRDB[0]/EESK SK VCC EECS CS ORG
-
PDF
MT6223C.pdf
the IRQ interrupt request in a much easier way. Any read to it has the same result as reading IRQ_STA. The IRQ_STA2 is also read-only; write access has no effect on the content. Note that IRQ_STA2 should be coupled with IRQ_EOI2 while using it. This Register is a binary coded version of IRQ_STA. It
in „GSM-Modul (SIM908) nur analoge Ausgänge für Anruf?“ · HF, Funk und Felder ·
-
PDF
LM73.pdf
DataOutStableafterSMBCLK 30 ns (min) HD;DATO Low t Start Condition SMBDAT Low to SMBCLK Low 60 ns (min) HD;STA (Start condition hold before the first clock falling edge) tSU;STO Stop Condition SMBCLK High to SMBDAT Low 50 ns (min) (Stop Condition Setup) tSU;STA SMBus Repeated Start-Condition Setup Time, 50 ns
in „LM73 über TWI/I2C mit Atmega1281 auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
panasonic_tx-w32d5dpf.pdf
ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3282 EXCELSA35T COIL JA30 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3401 TLT015K991R COIL JA31 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3402 TLT015K991R COIL JA33 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3403 TLT015K991R COIL JA35 ERJ8GEY0R00 S.M.CARB .125W 5% 0 L3404 TLT015K991R COIL JA36 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3405 TLT015K991R COIL JC1 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3406 TLT015K991R COIL JSF009 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3407 TLT015K991R COIL JSE004 ERJ6GEY0R00 S.M.CARB 0.1W 5% 0 L3408 TLT015K991R COIL JSE009 ERJ6GEY0R00
in „Panasonic TX-W32D5DPF“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
bq2040.pdf
KHz Bus free time between stop and TBUF start condition 4.7 µs Hold time after (repeated) start THD:STA condition 4.0 µs TSU:STA Repeated start condition setup time 4.7 µs TSU:STO Stop condition setup time 4.0 µs THD:DAT Data hold time 300 ns TSU:DAT Data setup time 250 ns TLOW Clock low period 4.7 µs
in „Das ewige Thema - Akkucontroller BQ2040 zurück setzen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BQ2040.PDF
KHz Bus free time between stop and TBUF start condition 4.7 µs Hold time after (repeated) start THD:STA condition 4.0 µs TSU:STA Repeated start condition setup time 4.7 µs TSU:STO Stop condition setup time 4.0 µs THD:DAT Data hold time 300 ns TSU:DAT Data setup time 250 ns TLOW Clock low period 4.7 µs
in „Win98 Diagnose Notebook Akku immer 50%“ · PC Hard- und Software ·
-
PDF
harman_kardon_hkts200-230_hkts210-230_sub.pdf
N0MCLK 8 P0IC408 P0IC4041 41 LFE 0 1 7 P0IC207 4 MCLK SDI34 OUT4A 1 2 1 2 1 VQ MCLK SDTOSDTO 9 P0IC409 STA309A P0IC4040 40 1 0 C24 3 P0IC303 1 B1K 7 5 SDI12 OUT4B 0 P 100pF 100nF V C27 0 C25 C P0IC203 R15 51 N0LRCK 10 P0IC4039 39 1 1 C26 P 2 2 8 P0IC208 3 P0R1501P0R1502 LRCK PLRCKI10 OUT5A IN5AP0IN5A 0 6
in „Überspannung Herman Kardon Subwoofer“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
mcp23008.pdf
.135 3.18 3.30 3.43 c Lead Thickness .008 .012 .015 0.20 0.29 0.38 Upper Lead Width B1 .045 .058 .070 1.14 1.46 1.78 Lower Lead Width B .014 .018 .022 0.36 0.46 0.56 Overall Row Spacing § eB .310 .370 .430 7.87 9.40 10.92 Mold Draft Angle Top α 5 10
in „MCP23008 Problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
1809271221_Texas-Instruments-DAC5571IDBVR_C24061.pdf
MHz t Bus Free Time Between a STOP Standard mode 4.7 µs BUF and START Condition Fast mode 1.3 µs tHD;STA Hold Time (Repeated) START Standard mode 4.0 µs Condition Fast mode 600 ns High-speed mode 160 ns LOW LOW Period of the SCL Clock Standard mode 4.7 µs Fast mode 1.3 µs High-speed mode, CB- 100 pF max
in „Hilfe bei der Berechnung (Voltage Divider)“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
UM_10120_LPC213x_User_Manual.pdf
C-bus since, when I2EN is reset, the 2 I C-bus status is lost. The AA flag should be used instead. STA is the START flag. Setting this bit causes the I C interface to enter master mode and transmit a START condition or transmit a repeated START condition if it is already in master mode. When STA is 1
in „Zeichen im Interrupt empfangen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10120_1.pdf
C-bus since, when I2EN is reset, the 2 I C-bus status is lost. The AA flag should be used instead. STA is the START flag. Setting this bit causes the I C interface to enter master mode and transmit a START condition or transmit a repeated START condition if it is already in master mode. When STA is 1
in „Baudrate Abtastfrequenz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCA85133.pdf
between a STOP and 1.3 - - s START condition SU;STO set-up time for STOP condition 0.6 - - s HD;STA hold time (repeated) START condition 0.6 - - s t set-up time for a repeated START 0.6 - - s SU;STA condition t rise time of both SDA and SCL signals f = 400 kHz - - 0.3 s r SCL SCL < 125 kHz - -
in „I2C-Signal SCL & SDA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DSPIC33EP512GM710_datasheet.pdf
IC4CON1 0158 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000 d IC4CON2 015A — — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D s IC4BUF 015C Input Capture 4 Buffer Register xxxx P IC4TMR 015E Input Capture 4 Timer Register 0000 I IC5CON1
in „Probleme mit SRAM 23LCV1024“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
msp430g2553_MIXED_SIGNAL_MICROCONTROLLER.pdf
SMCLK, duty cycle = 50% ± 10% fSYSTEM MHz SCL SCL clock frequency 3 V 0 400 kHz fSCL≤ 100 kHz 4.0 HD,STA Hold time (repeated) START f > 100 kHz 3 V 0.6 µs SCL fSCL≤ 100 kHz 4.7 SU,STA Setup time for a repeated START 3 V µs fSCL> 100 kHz 0.6 HD,DAT Data hold time 3 V 0 ns t Data setup time 3 V 250 ns SU
in „Signalverzögerung im Minutenbereich“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
20240122_Waasner_Katalog.pdf
limb EI-KERNBLECHE / EI-CORE LAMINATIONS Bestell-Nr. Typ a b c d e f h i k 1 k 2 Order-No. Type 13.015 EI 54/ 72 54,0 63,0 54,0 18,0 36,00 9,0 3,5 45,00 4,50 58,50 13.020 EI 60/80 60,0 70,0 60,0 20,0 40,00 10,0 3,5 50,00 5,00 65,00 13.025 EI 66/88 66,0 77,0 66,0 22,0 44,00 11,0 4,5 55,00 5,50 71,50 13.035
in „Was ist aus dem Transduktor geworden?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
cm6206_2_3.pdf
Precision 10/18/06 16:15:29 +1 dx=-19.980kHz dy=+0.934 dB +1 dx=-19.980kHz dy=+0.939 dB +0.5 +0.5 -0.015 -0.01 -0.5 -0.5 -0.949 -0.949 -1.5 -1.5 d -2 d -2 B B r -2.5 r -2.5 A -3 A -3 -3.5 -3.5 -4 -4 -4.5 -4.5 -5 -5 -5.5 -5.5 -6 -6 20 50 100 200 500 1k 2k 5k 10k 20k998k 20 50 100 200 500 1k 2k 5k 10k 20k998k
in „USB Stereo Eingang Mikro oder line-in“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cm6206_2_3.pdf
Precision 10/18/06 16:15:29 +1 dx=-19.980kHz dy=+0.934 dB +1 dx=-19.980kHz dy=+0.939 dB +0.5 +0.5 -0.015 -0.01 -0.5 -0.5 -0.949 -0.949 -1.5 -1.5 d -2 d -2 B B r -2.5 r -2.5 A -3 A -3 -3.5 -3.5 -4 -4 -4.5 -4.5 -5 -5 -5.5 -5.5 -6 -6 20 50 100 200 500 1k 2k 5k 10k 20k998k 20 50 100 200 500 1k 2k 5k 10k 20k998k
in „PC Sound-Hardware: CD-Laufwerk“ · PC Hard- und Software ·
-
PDF
Mikrofon_4165.pdf
or syn- posited on the backplate. These mi- the appropriate choice. thetic ruby to give dimensional sta- crophones are also categorized as 0 V bility. The diaphragm consists mainly polarization voltage – meaning the of nickel and the backplate and hous- polarization feed to the preamplifier ing are made
-
PDF
CM6206_Datasheet__v2.3_1_.pdf
Precision 10/18/06 16:15:29 +1 dx=-19.980kHz dy=+0.934 dB +1 dx=-19.980kHz dy=+0.939 dB +0.5 +0.5 -0.015 -0.01 -0.5 -0.5 -0.949 -0.949 -1.5 -1.5 d -2 d -2 B B r -2.5 r -2.5 A -3 A -3 -3.5 -3.5 -4 -4 -4.5 -4.5 -5 -5 -5.5 -5.5 -6 -6 20 50 100 200 500 1k 2k 5k 10k 20k998k 20 50 100 200 500 1k 2k 5k 10k 20k998k
in „USB-Soundkarte zu einem Spannungslogger umbauen, wie die Eingänge schützen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MSP430F233TPM.pdf
register 1 ADC12CTL1 0x01A2 Control register 0 ADC12CTL0 0x01A0 Conversion memory 15 ADC12MEM15 0x015E Conversion memory 14 ADC12MEM14 0x015C Conversion memory 13 ADC12MEM13 0x015A Conversion memory 12 ADC12MEM12 0x0158 Conversion memory 11 ADC12MEM11 0x0156 Conversion memory 10 ADC12MEM10 0x0154 Conversion
in „MSP430 SPI A25L080 Flash“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
en.DM00112632.pdf
- - 50 ns SP suppressed by the input filter BUF Bus free time between transmissions 0.5 - - μs HD.STA Start hold time 0.26 - - μs SU.STA Start set-up time 0.26 - - μs HD.DAT Data in hold time 0 - - μs SU.DAT Data in set-up time 50 - - ns R SCL/SDA rise time - - 120 ns F SCL/SDA fall time - - 120 ns
in „I2C an STM32F100RB konfigurieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stc32g-en.pdf
(HSSPI_CFG2)..................................... 515 21.1.3 High Speed SPI Status Register (HSSPI_STA)......................................................... 516 21.2 ExampleProcedures....................................................................................................... 517 21.2.1
in „STC32 -- 8051 auf Steroide“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
16-BT-131INK.pdf
used in all lights ON. LS FToset to alL=1:laghltsliF, tss aFLSLl:lnormmalntlighting m ST FToset the staTn1-bytandeHS=0:mndermal operating mode In case of conet-innuotusDCdAa aGRAMADRM, etc,.it is not necessary to speofiheectohnd anrss,laeteruebeyttehe addr automatically incremented internally. Note: There
in „FUTABA Chip in Glass (CIG) VFDisplays“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
msp430fr2532.pdf
MHz eUSCI Duty cycle = 50% ±10% f SCL clock frequency 2 V, 3 V 0 400 kHz SCL fSCL = 100 kHz 4.0 HD,STA Hold time (repeated) START 2 V, 3 V µs fSCL > 100 kHz 0.6 fSCL = 100 kHz 4.7 SU,STA Setup time for a repeated START f > 100 kHz 2 V, 3 V 0.6 µs SCL HD,DAT Data hold time 2 V, 3 V 0 ns SU,DAT Data setup
in „MSP430 Output nur auf zwei von vier Pinnen möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
c06172053.pdf
models with model numbers 15m-bq0xx and 15-bq0xx: 512-GB, 2280 M.2, PCIe3×4, SS, NVMe with TLC 847110-015 256-GB, 2280 PCIe, SS, NVMe L01300-002 128-GB, 2280 PCIe, SS, NVMe (for use only in dual-storage configurations) 827560-038 Solid-statedrivegasket (not illustrated) 936448-001 (14) Memorymodules (2,