-
PDF
AN2131_datasheet.PDF
Transfers Page 6-13 EZ-USB Technical Reference Manual Table 6-4. 8051 INT2 Interrupt Vector Location Op-Code Instruction 0x43 02 LJMP 0x44 AddrH 0x45 AddrL* * Replaced by EZ-USB Core if AVEN=1. The byte inserted by the EZ-USB core at address 0x45 depends on which bulk endpoint requires service. Table 6
in „Einteilung von data, pdata, xdata, code?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DM00043574.pdf
. . . . . . . . . 95 7.1.1 Independent A/D and D/A converter supply and reference voltage . . . . 97 7.1.2 Battery backup domain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 7.1.3 Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32F3 Discovery als USB Keyboard“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
HCS12COREUG.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97 ƒ 4.6 Transfer and Exchange Postbyte Encoding. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .99 i L 4.7 Loop Primitive Postbyte (lb) Encoding . . . . . . . . . . . . . . . . . . .
in „HCS12 CPU Disassembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18f6622.pdf
.................................................................................................. 97 8.0 Data EEPROM Memory ........................................................................................................................................................... 111 9.0 8 x 8 Hardware
in „PIC 18F6622 Zeit um EEPROM zu schreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC_18F8722_Data_Sheet.pdf
.................................................................................................. 97 8.0 Data EEPROM Memory ........................................................................................................................................................... 111 9.0 8 x 8 Hardware
in „PIC 18F6527 mit 32MHz Takten“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
sfr32c83.h
vcut_ad0con1 ad0con1_addr.bit.b5 /* Vref connect bit */ #define opa0_ad0con1 ad0con1_addr.bit.b6 /* External op-amp connection mode bit */ #define opa1_ad0con1 ad0con1_addr.bit.b7 /* External op-amp connection mode bit */ /*------------------------------------------------------ A-D0 control register 2 --------
in „Timer funktioniert nicht ( M32C83 )“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM8_Programming_Manual.pdf
. . . . 96 9.9.10 Configurable clock output register (CLK_CCOR) . . . . . . . . . . . . . . . . . 97 9.9.11 HSI clock calibration trimming register (CLK_HSITRIMR) . . . . . . . . . . . 98 9.9.12 SWIM clock control register (CLK_SWIMCCR) . . . . . . . . . . . . . . . . . . . 98 9.10 CLK register map
in „STLINK V2 und China Boards“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
802.3-2008_section2.pdf
pattern assures transitions from the default logic one line state to zero and back to one. 22.2.4.5.4 OP (operation code) The operation code for a read transaction is <10>, while the operation code for a write transaction is <01>. 22.2.4.5.5 PHYAD (PHY Address) The PHY Address is five bits, allowing 32
in „Kommunikation uC mit PHY“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
service_nb_ipc_8170.pdf
0 0 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 3 2 2 U 3 9 5 2 9 6 2 9 6 2 1 9 6 2 9 6 3 9 6 3 97 6 3 9 6 3 3 n 5 2 9 6 3 0 7 4 1 8 5 2 9 6 3 0 7 4 1 8 5 2 M 9 . 4 3 3 3 3 3 3 3 3 3 3 2 2 2 2 3 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 T 1 4 4 4 4 4 4 3 3 3 3 3 3 r THD y Fr r a u a 1 1 1 9 6 54 2 0 7 5 3 0 8
-
PDF
EN50067_RDS_Standard.pdf
characters (such as line-feed and carriage-return) will, of course, be sent along with the data. B oP Address Checkword Group Checkword Transparent data Checkword Transparent data Checkword PI code + type PTY + + + offset A code offset B segment offset C segment offset D 0 1 0 1 0 C C C C C b b b b b
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
page 40 must be written to zero to enable Timer/Counter1 module. ATmega48PA/88PA/168PA [DATASHEET] 97 9223F–AVR–04/14 Figure 16-1. 16-bit Timer/Counter Block Diagram (1) TOVn (Int. Req.) Count Clear Control Logic Clock Select Direction Edge clk Tn Tn Detector (from Prescaler) TOP BOTTOM Timer/Counter
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10736.pdf
digital peripheral M T digital signal internal P I analog signal internal 24 4 ADC0/ADC1 N G I I O ST L OP N C R NVIC I A DR T LT A HI M R S C E R I G H W R T S T VDDA DIVIDER TIMER0 (SCT0) X S TEMP SENSOR U TIMER1 (SCT1) T M P VOLTAGE U TIMER2 (SCT2) T REFERENCE SCT IPU P O I TIMER3 (SCT3) X R A ACMP0 M
in „LPC1549 USB Virtual COM-Port“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
man_gcc.pdf
Wno-int-to-pointer-cast -Winvalid-memory-model -Wno-invalid-offsetof -Winvalid-pch -Wlarger-than=len -Wlogical-op -Wlogical-not-parentheses -Wlong-long -Wmain -Wmaybe-uninitialized -Wmemset-transposed-args -Wmisleading-indentation -Wmissing-braces -Wmissing-field-initializers -Wmissing-include-dirs -Wno-multichar
in „avr-g++: external linkage von const/PROGMEM Symbol.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mikrocontroller-PIC18F2420.pdf
F99h — (2) (2) FF8h TBLPTRU FD8h STATUS FB8h BAUDCON F98h — FF7h TBLPTRH FD7h TMR0H FB7h PWM1CON (3) F97h — (2) (3) (3) FF6h TBLPTRL FD6h TMR0L FB6h ECCP1AS F96h TRISE FF5h TABLAT FD5h T0CON FB5h CVRCON F95h TRISD(3) (2) FF4h PRODH FD4h — FB4h CMCON F94h TRISC FF3h PRODL FD3h OSCCON FB3h TMR3H F93h TRISB
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Module_SS2013_-_WS2013-14.pdf
Volls andige Testatliste aller Versuche Organisatorisches: { Bemerkungen: { UnivIS: 02.08.2013 09:33 97 Modulbezeichnung: Linearantriebe (EAM-Linear-V) 5 ECTS Modulverantwortliche: Bernhard Piepenbreier Startsemester: SS 2013 Dauer: 1 Semester Pr senzzeit: 60 Std. Eigenstudium: 90 Std. Sprache: Deutsch
in „Spezialisierung im Studium? Oder eher generalistisch?“ · Ausbildung, Studium & Beruf ·
-
PDF
rm0444-stm32g0x1-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
3.5.4 Securable memory area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 3.5.5 Disabling core debug access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 3.5.6 Forcing boot from Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „Problem mit Clock Configuration beim STM32G031“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 319 Figure 97. Control circuit in gated mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 320 Figure 98. Control circuit in trigger mode. . . . . . . . . . . . . . .
in „I2S zwischen STM32F103RET6 und PCM3168A möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TMC4671-LA_datasheet.pdf
version at www.trinamic.com TMC4671 Datasheet • IC Version V1.3 | Document Revision V2.08 • 2022-July-26 97 / 153 PIDOUT_UQ_UD_LIMITS s16(15:0) Two dimensional circular limiter for inputs of iPark. HINT: The ab- solute value of the register is used (possible values: 0 ... 32767). 0x5E h PID_TORQUE_FLUX_LIMITS
-
PDF
4620.pdf
F99h — (2) (2) FF8h TBLPTRU FD8h STATUS FB8h BAUDCON F98h — FF7h TBLPTRH FD7h TMR0H FB7h PWM1CON (3) F97h — (2) FF6h TBLPTRL FD6h TMR0L FB6h ECCP1AS (3) F96h TRISE(3) FF5h TABLAT FD5h T0CON FB5h CVRCON F95h TRISD(3) FF4h PRODH FD4h — (2) FB4h CMCON F94h TRISC FF3h PRODL FD3h OSCCON FB3h TMR3H F93h TRISB
in „SPI master/slave - schreib/lese befehle ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
waveform generated will have a maximum frequency of f OC0 = fclk_I/O when OCR0A is set to zero. This 97 7707F–AVR–11/10 feature is similar to the OC0A toggle in CTC mode, except the double buffer feature of the Out- put Compare unit is enabled in the fast PWM mode. 14.6.4 Phase Correct PWM Mode The phase
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC16F1503.pdf
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page PMCON1 — CFGS LWLO FREE WRERR WREN WR RD 97 PMCON2 Program Memory Control Register 2 98 PMADRL PMADRL<7:0> 96 PMADRH — PMADRH<6:0> 96 PMDATL PMDATL<7:0> 96 PMDATH — — PMDATH<5:0> 96 INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF 66 Legend
in „Versorgungsspannung vom PIC mit PIC messen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MT6252.pdf
15 FIFO Sizegth DMA15_ALTLEN M _W C X DMA15_FFSIZE MediaTek Confidential C© 2011 MediaTek Inc. Page 97 of 508 Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited. GSM/ConfidentialA Processor Data Sheet Table 36 DMARegisters niRls TCoi Mei _C Co f tiRls
in „Amparos GPS Tacker - Pollin Schnäppchen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmel-8393-mcu_wireless-atmega256rfr2-atmega128rfr2-atmega64rfr2_datasheet.pdf
Figure 9-23. TX Power Ramping When using en external RF front-end (refer to "RX/TX Indicator" on page 97) it may be required to adjust the startup time of the external PA relative to the internal building blocks to optimize the overall PSD. This can be achieved by PARCR register in the bits PALTU/PALTD.
in „AVR-Verlustleistung maximieren“ · Mikrocontroller und Digitale Elektronik ·