-
PDF
io-controller-hub-9-datasheet.pdf
. The completion of the transaction associated with that block causes the USB Interrupt bit in the HC Status Register to be set at the end of the frame in which the transfer completed. When a TD is encountered with the IOC bit set to 1, the IOC bit in the HC Status register is set to 1 at the end of
in „FLASH Memory Chip im Lenovo X200 von 8 MB auf 16 MB vergroessern“ · PC Hard- und Software ·
-
PDF
MC39I_AT_COMMANDS.pdf
.71 4.3 AT+CAMM Accumulated call meter maximum (ACMmax) set or query................................74 4.4 AT+CAOC Advice of Charge information ..............................................................................75 4.5 AT+CBST Select bearer service type.......................................
in „DTMF mit GSM Modem auswerten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
systemhandbuch_isr.pdf
die Kälte bzw. Wärme von der gleichen Schiene. Verwendung Mischer 1 Heizen Kühlen Heizen und Kühlen HC/CC HC/CC HC/CC B1 T B1 T B1 T Q2 Q2 Q2 Y21 Y1/Y2 Y21 Y1/Y2 Y21 H H H C Y1/Y2 C C Die Einstellung wird benötigt, wenn ein Relaisausgang QX.. (Konfiguration) als Umlenkventil Kühlen Y21 verwendet werden
in „Brötje ISR Plus Kommunikation / LPB“ · Haus & Smart Home ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
298 12.2.1 Features 298 12.2.2 Functional Description 298 12.2.2.1 Clock Source and 32-Bit Counter 299 12.2.2.2 Stages and Timeout Actions 299 12.2.2.3 Write Protection 300 12.2.2.4 Flash Boot Protection 300 12.3 Super Watchdog 300 12.3.1 Features 301 12.3.2 Super Watchdog Controller 301 12.3.2.1 Structure
in „Mit dem ESP32C3 laufen lernen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
298 12.2.1 Features 298 12.2.2 Functional Description 298 12.2.2.1 Clock Source and 32-Bit Counter 299 12.2.2.2 Stages and Timeout Actions 299 12.2.2.3 Write Protection 300 12.2.2.4 Flash Boot Protection 300 12.3 Super Watchdog 300 12.3.1 Features 301 12.3.2 Super Watchdog Controller 301 12.3.2.1 Structure
in „ESP32C3 > PLL“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
4V and 4 MHz @ 2.7V. When operating at condi- tions above these frequencies, the typical old style 74HC series latch becomes inadequate. The External Memory Interface is designed in compliance to the 74AHC series latch. However, most latches can be used as long they comply with the main timing parameters
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
4V and 4 MHz @ 2.7V. When operating at condi- tions above these frequencies, the typical old style 74HC series latch becomes inadequate. The External Memory Interface is designed in compliance to the 74AHC series latch. However, most latches can be used as long they comply with the main timing parameters
in „Umrechnen von analog to digital“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PMT_handbook_v4E.pdf
..298 14.6 High Energy Experiments.................................................................299 14.6.1 Overview.............................................................................299 14.6.2 Collision experiments..........................................................299 (1) Hodoscopes.........................................................................................299 (2) TOF counters.......................................................................................300 (3) Calorimeters...........................................................................
in „Suche nach geeignetem OpAmp als Impedanzwandler“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
GM47_Integrators_Manual_R1C.pdf
.............73 4.3.5 Possible Communication Disturbances..........................................74 5. Technical Data........................................................................................................75 6. Declaration of Conformity...............................................
in „GM47 GSM Spannungsversorgung aus LiIo-Akku“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at91rm9200.pdf
Signal Name Number Signal Name Number Signal Name 1 PC24 37 VDDPLL 73 PA27 109 TMS 2 PC25 38 PLLRCB 74 PA28 110 NTRST 3 PC26 39 GNDPLL 75 VDDIOP 111 VDDIOP 4 PC27 40 VDDIOP 76 GND 112 GND 5 PC28 41 GND 77 PA29 113 TST0 6 PC29 42 PA0 78 PA30 114 TST1 7 VDDIOM 43 PA1 79 PA31/BMS 115 NRST 8 GND 44 PA2 80
in „S1D113513 + AT91RM9200“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Grundlagen.pdf
both requests are acknowledged. the local buffer memory appears to the system as a large TL/F/8663–74 (a). The DDC in Single Channel DMA Mode TL/F/8663–75 (b). The DDC in Dual Channel DMA Mode FIGURE 4.7 55 FIFO. This allows the system to transfer data to or from the then incremented each time the source
in „Floppy FDD Diskette an AVR Mikrocontroller ATmega Beispiele Assembler“ · Projekte & Code ·
-
PDF
lt32a1.pdf
VESA 1280x1024 60.02 21 79.976 VESA 1280x1024 75.025 55.935 VESA 1440x900 59.887 70.635 VESA 1440x900 74.984 22 65.29 CVT1.76MW 1680x1050 59.954 23 64.674 CVT1.76MW-R 1680x1050 59.883 24 66.587 CVT2.3MA-R 1920x1080 60 29 Downloaded from www.Manualslib.com manuals search engine 4. Mechanical Instructions
in „Philips LCD TV kein Bild aber Ton [46PFL7655K/02]“ · Haus & Smart Home ·
-
PDF
AN649_-_Programming_Guide_0.8.pdf
required. The Append Byte indicates whether "-FM" should be appended to the short station name by the HC. The maximum length for the name is 12 bytes. For US markets, the Station Name (short form) should be retrieved using then BASICSIS option. 5: Returns basic SIS data. See the 2206 documentation for full
in „DABPi - FM/DAB Empfänger mit Si4688 für Raspberry Pi“ · Projekte & Code ·
-
PDF
SI4684_Prog.pdf
required. The Append Byte indicates whether "-FM" should be appended to the short station name by the HC. The maximum length for the name is 12 bytes. For US markets, the Station Name (short form) should be retrieved using then BASICSIS option. 5: Returns basic SIS data. See the 2206 documentation for full
in „Wie UKW & DAB Empfänger selber machen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
A also serves the functions of various special features of the AT90CAN32/64/128 as listed on page 74. 1.6.4 Port B (PB7..PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datasheet_ATmega1281_doc2549.pdf
91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 100 (OC0B) PG5 1 75 PA3 (AD3) (RXD0/PCINT8) PE0 2 74 PA4 (AD4) (TXD0) PE1 3 INDEX CORNER 73 PA5 (AD5) (XCK0/AIN0) PE2 4 72 PA6 (AD6) (OC3A/AIN1) PE3 5 71 PA7 (AD7) (OC3B/INT4) PE4 6 70 PG2 (ALE) (OC3C/INT5) PE5 7 69 PJ6 (PCINT15) (T3/INT6) PE6 8 68 PJ5
in „LM73 über TWI/I2C mit Atmega1281 auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
NTC.html
:253px; } .bp3-tree-node-content-12{ padding-left:276px; } .bp3-tree-node-content-13{ padding-left:299px; } .bp3-tree-node-content-14{ padding-left:322px; } .bp3-tree-node-content-15{ padding-left:345px; } .bp3-tree-node-content-16{ padding-left:368px; } .bp3-tree-node-content-17{ padding-left:391px;
in „NTC auto kalibrierung - Matheformel“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stc32g-en.pdf
make an I/O port go low on power-on reset ........................................... 279 11.9 Use 74HC595 to drive 8 digital tube (serial expansion, 3 wires) of the circuit diagram 280 12 Interruption Systems............................................................................................
in „STC32 -- 8051 auf Steroide“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
u-blox-ATCommands_Manual__UBX-13002752_.pdf
...................................................................................................74 7.10 Network registration status +CREG............................................................................................. 75 7.11 HSDPA/HSUPA mode configuration +UHSDUPA....................
in „GSM-Modul (SIM908) nur analoge Ausgänge für Anruf?“ · HF, Funk und Felder ·
-
PDF
doc7593.pdf
Figure 5-5 illustrates how to connect an external SRAM to the AVR using an octal latch (typically “74 x 573” or equivalent) which is transparent when G is high. 5.5.3 Address Latch Requirements Due to the high-speed operation of the XRAM interface, the address latch must be selected with care for system
in „Problem mit dem TC4469“ · Mikrocontroller und Digitale Elektronik ·