-
PDF
SPS_MUX.pdf
C C C C 2 B QB 4 2 I2 O2 17 QC 5 3 I3 O3 16 QD 6 4 I4 O4 15 QE 10 5 I5 O5 14 B 8 CLK QF 11 6 I6 O6 13 B QG 12 7 I7 O7 12 9 CLR QH 13 8 I8 O8 11 2 2 N 9 GND CD+ 10 +24V R 2 R 2 74HC164N G ULN2803 V 2 + O O O O O O O O GND K9 K10 K11 K12 K13 K14 K15 K16 N N N N N N N N 1 1 1 1 1 1 1 1 9 1 1 1 1 1 1 1 K
in „SPS erweitern für 32 Temperatureingänge“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
datasheet_FLEX003__v1_03.07.2008_.pdf
29 AN11/RB11 Pin 30 TCK/RA1 Pin 9 RA3/AN3/V ref+ Pin 10 RC6/TX/CK Pin 31 U2CTS/RF12 Pin 32 U2RTS/RF13 Pin 11 RA5/AN4/HLVDin/C2 out Pin 12 RC2/CCP1 Pin 33 AN13/RB13 Pin 34 AN12/RB12 Pin 13 RC1/T1OSI/CCP2/UOE# Pin 14 RA4/T0CKI/C1 /Rout Pin 35 IC7/U1CTS/CN20/RD14 Pin 36 AN15/OCFB/CN12/RB15 Pin 15 L MCLR
in „LED blinken lassen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Propeller_Layout_20070714.pdf
1 2 3 4 4 49 9 1 3 4 0 48 13 1 1 1 R191 1 2 1 2 1 4 2 N3 4 2 1 1 27 14 C 09 12 34 56 78 91 11 2 2 2 X 1 1 2 1 0 1 2 3 4 5 6 C6 2 1 C 1 9 1 1 1 1 1 1 1 R190 VR193 2 X36 Brdcst 28 13 C R C 1 1 R 1 2 1 1 E 11 1 2 11 2 2 9 1 2 1 VR20
-
PDF
application-note-e2-ee03_v1_deutsch_03.pdf
.................................................................................................. 13 6.1 Definitionen und Prototypen für das E2 Interfacemodul........................................... 13 application-note-e2-ee03_d_v1_01.doc Seite 2/13 1 Einführung In dieser Application Note soll die
in „ATMEGA644 und E2-Interface (i2c) hilfe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
512020-sp-01-en-Switching_Power_Supply_DPS-4005PFC.pdf
Q3 9 7 A3 R15 4 19 XTAL1 AD4 35 AD4 AD413 D4 Q4 12 6 A4 AD5 34 AD5 AD514 D5 Q5 15 5 A5 DQ1 11 AD0 R13 15pF AD6 33 AD6 AD617 D6 Q6 16 4 A6 DQ2 12 AD1 G2 AD7 32 AD7 AD718 D7 Q7 19 3 A7 DQ3 13 AD2 1kO A8 21 1A8 0 1A8 25 A8 DQ4 15 AD3 C16 22 1A9 1 9 8 7 6 5 4 3 2 1 1A9 24 16 AD4 18 A9 23 1A10 11 OE 1A10
-
Datei
Serial_Output_Debug_-_ohne_RAS_DL.txt
SYNC Byte# 0: 0x80 Byte# 1: 0x7F Byte# 2: 0x24 Byte# 3: 0x20 Byte# 4: 0x35 Byte# 5: 0x13 Byte# 6: 0x9 Byte# 7: 0x18 Byte# 8: 0x46 Byte# 9: 0x21 Byte# 10: 0xD Byte# 11: 0x21 Byte# 12: 0xFA Byte# 13: 0x20 Byte# 14: 0xF1 Byte# 15: 0x70 Byte# 16: 0xFF Byte# 17: 0x1F Byte# 18: 0xFF Byte# 19:
in „UVR 1611 (TA), Auswertung DL, Mega88, WinAVR“ · Projekte & Code ·
-
PDF
GD32VF103_User_Manual_EN_V1.0.pdf
PB9/PC9/PD9/PE9 10 PA10/PB10/PC10/PD10/PE10 11 PA11/PB11/PC11/PD11/PE11 12 PA12/PB12/PC12/PD12/PE12 13 PA13/PB13/PC13/PD13/PE13 14 PA14/PB14/PC14/PD14/PE14 15 PA15/PB15/PC15/PD15/PE15 16 LVD 17 RTC Alarm 18 USB Wakeup 98 GD32VF103 User Manual 6.6. Register definition EXTI base address: 0x4001 0400 6.6.1
in „STM32F103C8T6 => GD32VF103C8T6“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
cf_fft_2048_16.vhd
n11(20 downto 20) & n11(19 downto 19) & n11(18 downto 18) & n11(17 downto 17) & n11(16 downto 16); n13 <= n11(15 downto 15) & n11(14 downto 14) & n11(13 downto 13) & n11(12 downto 12) & n11(11 downto 11) & n11(10 downto 10) & n11(9 downto 9) & n11(8 downto 8) & n11(7 downto 7) & n11(6 downto 6) & n11(
-
Datei
main.c
define USART2_REMAP 0 /* PA0,1,2,3,4 --> PD3,4,5,6,7 */ #define USART3_REMAP0_3 0 /* 0 = PB10,11,12,13,14 */ /* 1 = PC10,11,12,PB13,14 */ /* 2 = not used */ /* 3 = PD8,9,10,11,12 */ #define TIM1_REMAP0_3 3 /* 0 = PA12,8,9,10,11,PB12,13,14,15 */ /* 1 = PA12,8,9,10,11,6,7,PB0,1 */ /* 2 = not used */ /* 3 = PE7,9,11,13,14,15,8,10,12 */ #define TIM2_REMAP0_3 0 /* 0 = PA0,1,2,3 */ /* 1 = PA15,PB3,PA2,PA3 */ /* 2 = PA0,PA1,PB10,PB11 */ /* 3 = PA15,PB3,PB10,PB11*/ #define TIM3_REMAP0_3 0 /* 0 = PA6,7,PB0,1 */ /* 1 = not
in „SPI auf STM32F103 - kein Signal“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Duo-LPDA.pdf
cm Element 11 = 78,1 cm Element 12 = 36,5 cm Element 11.....12= 6,9 cm Element 12 = 85,0 cm Element 13 = 35,4 cm Element 12.....13= 6,8 cm Element 13 = 91,8 cm Element 14 = 34,1 cm Element 13.....14= 6,7 cm Element 14 = 98,5 cm Hochleistungs- Antenne • Ges. Boomlänge 112cm (mit Vormast-Verlängerung) 15x15
-
PDF
EM638325_SDRAM.pdf
Latency Latency Bank A Preliminary 44 Rev 1.4 Oct. 2005 EtronTech 2Mega x 32 SDRAM EM638325 Figure 13.2. Read and Write Cycle (Burst Length=4, CAS# Latency=2) T0 T 1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T 11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22 CLK tCK2 CKE CS# RAS# CAS# WE# BS0,1 A10 RAx A0~A9 RAx CAx
in „SDRAM Burst lesen ohne Unterbrechung über Column, Row und Banks hinaus“ · FPGA, VHDL & Co. ·
-
PDF
at91sam.pdf
R9 R9 R9_FIQ R10 R10 R10 R10 R10 R10_FIQ R11 R11 R11 R11 R11 R11_FIQ R12 R12 R12 R12 R12 R12_FIQ R13 R13_SVC R13_ABORT R13_UNDEF R13_IRQ R13_FIQ R14 R14_SVC R14_ABORT R14_UNDEF R14_IRQ R14_FIQ PC PC PC PC PC PC CPSR CPSR CPSR CPSR CPSR CPSR SPSR_SVC SPSR_ABORT SPSR_UNDEF SPSR_IRQ SPSR_FIQ Mode-specific
in „SPI-Initialisierung von zwei Geräte über den gleichen Bus“ · Mikrocontroller und Digitale Elektronik ·
-
Bild
Ausschnitt aus einem Datenblatt zu Registerbeschreibungen
13.13 Register Descriptions – Ports 13.13.1 DIR – Data Direction register Bit 7 6 5 4 3 2 1 0 +0x00 DIR[7:0] Read/Write R/W R/W R/W Initial Value 0 0 0 Bit 7:0 – DIR[7:0]: Data Direction 13.13.2 DIRSET
in „LED toggeln mit ATxmega256A3BU“ · Mikrocontroller und Digitale Elektronik · · Screenshots
-
PDF
Ferroxcube_Data_Handbook.pdf
3C92 1080 ±25% ≈ 1180 ≈ 0 E13/6/6-3C92 3C94 1470 ±25% ≈ 1605 ≈ 0 E13/6/6-3C94 3C96 1250 ±25% ≈ 1360 ≈ 0 E13/6/6-3C96 3F3 63 ±5% ≈ 70 ≈ 560 E13/6/6-3F3-A63 100 ±8% ≈ 110 ≈ 310 E13/6/6-3F3-A100 160 ±8% ≈ 175 ≈ 175 E13/6/6-3F3-A160
in „Maximale Magnetflussdichte im Ferritkern Temperaturangabe“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
Nexys3_Master.ucf
| IOSTANDARD = "LVCMOS33"; #Bank = 1, Pin name = IO_L35P_A11_M1A7, Sch name = P30-A11 #NET "MemAdr<13>" LOC = "K13" | IOSTANDARD = "LVCMOS33"; #Bank = 1, Pin name = IO_L34N_A12_M1BA2, Sch name = P30-A12 #NET "MemAdr<14>" LOC = "K12" | IOSTANDARD = "LVCMOS33"; #Bank = 1, Pin name = IO_L34P_A13_M1WE, Sch
in „Anfänger hat Probleme mit parallelen Prozessen“ · FPGA, VHDL & Co. ·
-
PDF
GD32VF103_Datasheet_Rev1.0.pdf
33 32 31 30 29 28 V DD_3 1 27 VDD_2 OSCIN/PD0 2 26 VSS_2 OSCOUT/PD1 3 25 PA13 NRST 4 24 PA12 VSSA GigaDevice GD32VF103Tx 5 23 PA11 VDDA 6 QFN36 22 PA10 PA0-WKUP 7 PA9 21 PA1 8 20 PA8 PA2 9 19 VDD_1 10 11 12 13 14 15 16 17 18 P P P P P P B P V 3 4 5 6 7 0 1 2 S 1 13 GD32VF103 Datasheet
in „RISC-V: Wird das was?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GD32VF103_Datasheet_Rev1.0.pdf
33 32 31 30 29 28 V DD_3 1 27 VDD_2 OSCIN/PD0 2 26 VSS_2 OSCOUT/PD1 3 25 PA13 NRST 4 24 PA12 VSSA GigaDevice GD32VF103Tx 5 23 PA11 VDDA 6 QFN36 22 PA10 PA0-WKUP 7 PA9 21 PA1 8 20 PA8 PA2 9 19 VDD_1 10 11 12 13 14 15 16 17 18 P P P P P P B P V 3 4 5 6 7 0 1 2 S 1 13 GD32VF103 Datasheet
in „STM32F103C8T6 => GD32VF103C8T6“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avraes.asm
.def ST21=r1 .def ST31=r2 .def ST41=r3 .def ST12=r4 .def ST22=r5 .def ST32=r6 .def ST42=r7 .def ST13=r8 .def ST23=r9 .def ST33=r10 .def ST43=r11 .def ST14=r12 .def ST24=r13 .def ST34=r14 .def ST44=r15 .def H1=r16 .def H2=r17 .def H3=r18 .def I=r21 main: cli ; initialize stack ldi r31,HIGH(RAMEND) out
in „Assembler mit C verknüpfen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
RFM12BPCmd.h
CAPACITOR_11_5 0x0006 #define CAPACITOR_12 0x0007 #define CAPACITOR_12_5 0x0008 #define CAPACITOR_13 0x0009 #define CAPACITOR_13_5 0x000A #define CAPACITOR_14 0x000B #define CAPACITOR_14_5 0x000C #define CAPACITOR_15 0x000D #define CAPACITOR_15_5 0x000E #define CAPACITOR_16 0x000F //----------------
in „Rfm12B 686Mhz Bascom Testprogramm.“ · HF, Funk und Felder ·
-
Datei
wireshark_-_echotest.txt
>> Device einstecken: 101 13.902596 host 1.22.0 36 GET DESCRIPTOR Request DEVICE 102 13.902864 1.22.0 host 46 GET DESCRIPTOR Response DEVICE 103 13.902877 host 1.22.0 36 GET DESCRIPTOR Request CONFIGURATION 104 13.902972 1.22.0
in „STM32 USB Übertragungsproblem mit Code von S.F.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
RTX1040ProductSpecification_v2.5.pdf
10 GND4 GND Ground 11 CIDINN / MICP CID negative input 19 Input 12 CIDOUT / MICN Ring out 20 Output 13 VREF – (GND) Analog GND Ground 14 CINDINP / VREFP CID positive input 18 Input 15 P3_7 / RINGP Ring detection 16 Input 16 P3_6 / RINGN Ring detection 15 Input Date: 13-Dec-20121040 Module Product Specification
in „Falls jemand eine Fernsteuer-App fürs Handy sucht.“ · Haus & Smart Home ·
-
PDF
K4B4G1646Q-Samsung.pdf
Unit 6-6-6 7-7-7 9-9-9 11-11-11 tCK(min) 2.5 1.875 1.5 1.25 ns CAS Latency 6 7 9 11 nCK tRCD(min) 15 13.125 13.5 13.75 ns tRP(min) 15 13.125 13.5 13.75 ns tRAS(min) 37.5 37.5 36 35 ns tRC(min) 52.5 50.625 49.5 48.75 ns • JEDEC standard 1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V) The 4Gb DDR3 SDRAM Q-die is
in „Orange Pi - 15$ Quadcore SBC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SSD2119_Specification.pdf
– chip select pin for both parallel and serial interface. P.66 All Waveform pin name is updated P.13 PadCo pin name of pad# 266 & 269 is updated P.66 Figure 13.1, 13.2 13.3 are updated. 0.20 P.10 Alignment Mark Updated base on padco v4.0 26-Feb-08 – 0.30 P.265 Padco updated to v5.0 on Table 5-2 06-Mar
in „Display Module CFAF320240F-TS Ansteuerung --- ATMEGA 128 ---- STK600“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
BASIC.LST
top 2750 13B7 C9 RET 2751 13B8 2752 13B8 01 37 11 LEN: LD BC,PASSA ; To return integer A 2753 13BB C5 PUSH BC ; Save address 2754 13BC CD 86 13 GETLEN: CALL GETSTR ; Get string and its length 2755 13BF AF XOR A 2756 13C0 57 LD D,A ; Clear D 2757 13C1 32 14 1E LD (TYPE),A ; Set type to numeric 2758 13C4 7E LD A,(HL) ; Get length of string 2759 13C5 B7 OR A ; Set status flags 2760 13C6 C9 RET 2761 13C7 2762 13C7 01 37
in „Suche verschiedene BASIC Eprom's für Z80 Rechner.“ · Markt ·
-
PDF
Artikel_Flashboard.PDF
A3 IC4 D0 P3.1 11 TXD P0.4 35 AD4 AD4 6 15 A4 A4 6 A4 D1 12 AD1 R1 P3.2 12 34 AD5 AD5 7 14 A5 A5 5 13 AD2 INT0 P0.5 A5 D2 R6 27k D1 P3.3 13 INT1 P0.6 33 AD6 AD6 8 13 A6 A6 4 A6 RAM D3 15 AD3 k P3.4 14 T0 IC1 32 AD7 AD7 9 12 A7 A7 3 16 AD4 2 P3.5 15 P0.7 A8 25 A7 D4 17 AD5 K2 IC2.C T1 AT89S8252 A8 62256
in „AT89C51AC2 ISP aber wie?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
onket_schaltplan.pdf
LED10 20 40 9 NC_C3 CS1B DISP_CS OUT11 LED11 OUT12 10 LED12 T 2 3 4 11 E C30_ C31_ C32_ C33 C34 U4 OUT13 12 LED13 R17R R18 C35 C36 R19 R20 D1 D2 D3 D4 D5 D6 D7 D8 P P P V V OUT14 LED14 D V V V V V D D D + + 13 L + + + + + OUT15 14 LED15 OUT16 LED16 OUT17 15 LED17 16 OUT18 LED18 OUT19 18 LED19 D A L LED01
in „Review erbeten: Synthesizer mit RP2350, 2× AAA, ohne USB Erstentwurf, kein Elektronikhintergrund“ · Platinen ·
-
PDF
74HC4060.pdf
with oscillator CTR14 CTR14 !G 3 7 3 7 9 CX 5 5 10 RX + 4 4 11 RCX 6 11 AND 6 + 12 CT 14 12 CT 14 13 13 CT = 0 9 15 CT = 0 9 15 11 1 11 1 2 2 13 3 13 3 (a) (b) 001aai468 Fig 2. IEC logic symbol 10 9 RTC CTC 11 RS CP 14-STAGE BINARY COUNTER MR MR 12 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q11 Q12 Q13 7 5 4 6 14 13 15 1
in „Randsportart“ · Offtopic ·
-
PDF
schematic5.pdf
12 Q D line_in_l_reg[12] hphone_r_reg[10] R C C FDRE CE 12 CE 10 12 Q 10 Q hphone_l_freeze_100_reg[13] D D R R C FDRE CE 13 FDRE 13 Q D line_in_l_reg[13] hphone_r_reg[11] R FDRE C C CE 13 CE 11 13 Q 11 Q D D hphone_l_freeze_100_reg[14] R R C FDRE FDRE CE Q 14 14 D line_in_l_reg[14] hphone_r_reg[12] R
in „Genesys 2 (Xilinx Kintex 7): Audio-Codec Implementierung und Filteranbindung“ · FPGA, VHDL & Co. ·
-
PDF
TMS87C510.pdf
X VIL VIH VIL VIL X X X ‡ BG AIN X X X AIN X X X X X 5 V or 5 V or 5 V or 5 V or 5 V or 5 V or VPP 13 V 13 V 13 V 13 V P open open open open open open VCC 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V R O AD0 AIN‡ DOUT/Z‡ Z MFG/DEV AIN‡ DIN/X DOUT/Z‡ Z Z Z ‡ CODE ‡ ‡ D AD1−AD7 AIN DOUT/Z Z AIN DIN/X DOUT/Z
in „Datenblatt zu 87C510 gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
UASG01.s
discriminator 1 /* #NOAPP */ rjmp .L2 .cfi_endproc .LFE0: .size main, .-main .section .text.__vector_13,"ax",@progbits .global __vector_13 .type __vector_13, @function __vector_13: .LFB1: .loc 1 32 0 .cfi_startproc push r1 .LCFI3: .cfi_def_cfa_offset 3 .cfi_offset 1, -2 push r0 .LCFI4: .cfi_def_cfa_offset
in „AVR: Wie kann das sein? (Timer1)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
console_oszi_ub.txt
../fft_lib/ARMCM4.h:46:14: error: redeclaration of 'enum IRQn' In file included from ../Inc/main.h:13:0, from ../Src/main.c:20: ../cmsis_boot/stm32f4xx.h:170:14: note: originally defined here typedef enum IRQn ^~~~ In file included from ../fft_lib/arm_math.h:263:0, from ../uboszi_lib/fft.h:15, from .
in „Coocox Projekt in STMCubeIDE importieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
z80_minimal.sch.pdf
WR in 06 WR PB2 20 io PB2 D6 io 27 D6 I6 14 in 0 PIO6 C VCC in 06 2 out 0 in 05 in 02 21 io 0 io 28 13 in 0 C INT A12 A12 A11 A11 A12 A12 PB3 PB3 D7 D7 I5 PIO5 V in 07 3 out 0 A13 A12 in 0 4 A1 in 0 8 22 io PB4 12 in 0 PIO4 p NMI A13 4 out 0 in 08 A12 in 20 A1 PB4 23 io 0 io 0 5 I4 8 out 0 s A14 A14 A13
in „Retro Fieber: Z80 oder 68000 ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SK6805-EC10-000_REV.01_EN.pdf
stipulated range in the above table. The low time requirement of “0” code and “1” code is less than 20μs. 13. Timing waveform: Input code: Symbol period T 0 code T0L T0H 1 code T1L T1H Trst Reset code Connection mode: D1 D2 D3 D4 DIN DO DIN DO DIN DO PIX1 PIX2 PIX3 8/13 Document No.: SPC / SK6803-EC14-000 Rev
in „Platinen Anschluss?“ · Platinen ·
-
PDF
SK6805-EC10-000_REV.01_EN.pdf
stipulated range in the above table. The low time requirement of “0” code and “1” code is less than 20μs. 13. Timing waveform: Input code: Symbol period T 0 code T0L T0H 1 code T1L T1H Trst Reset code Connection mode: D1 D2 D3 D4 DIN DO DIN DO DIN DO PIX1 PIX2 PIX3 8/13 Document No.: SPC / SK6803-EC14-000 Rev
-
PDF
doc6462.pdf
System Mode Mode Abort Mode Mode Mode Mode R11 R11 R11 R11 R11 R11_FIQ R12 R12 R12 R12 R12 R12_FIQ R13 R13_SVC R13_ABORT R13_UNDEF R13_IRQ R13_FIQ R14 R14_SVC R14_ABORT R14_UNDEF R14_IRQ R14_FIQ PC PC PC PC PC PC CPSR CPSR CPSR CPSR CPSR CPSR SPSR_SVC SPSR_ABORT SPSR_UNDEF SPSR_IRQ SPSR_FIQ Mode-specific
in „Externes SRAM + Atmel AT91SAM7SE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
z80_minimal.sch.pdf
in 06 20 ioPB2 D6 io27 14 in 0 C in 06 A11 2 out 0 in 05 A10 NC in 02 A11 WR PB2 21 io 0 io28 D6 I6 13 in 0 C INT INT A12 A12 A11 A11 A12 A12 PB3 PB3 D7 D7 I5 V in 07 NMI A13 3 out A13 A12 in 04 A12 A1 in 08 A1 PB4 22 ioPB4 I4 12 in 0 u 4 out A14 A13 in 08 in20 23 ioPB5 TCLOCK io 0 8 out 0 s A14 A13 C
in „Retro Fieber: Z80 oder 68000 ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
z80_minimal.sch.pdf
20 ioPB2 D6 io27 14 in 0 C VCC in 06 A11 2 out 0 in 05 A10 NC in 02 A11 WR PB2 21 io 0 io28 D6 I6 13 in 0 C INT A12 A12 A11 A11 A12 A12 PB3 PB3 D7 D7 I5 V in 07 NMI A13 3 out A13 A12 in 04 A12 A1 in 08 A1 PB4 22 ioPB4 I4 12 in 0 u 4 out A14 A13 in 08 in20 23 ioPB5 TCLOCK io 0 8 out 0 s A14 A13 C CE
in „Retro Fieber: Z80 oder 68000 ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
WT588D-U_Voice_Module.pdf
. 12 8.2.5、The Example of 1-Wire Serial Port Control Time Sequence ............................... 13 8.2.6、Models of Procedure....................................................................................... 13 8.3、Three-Wire Serial Control mode.................................................
in „WT588D Voice Modul Tonqualität“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
CY7C68013.pdf
Clock to WR Pulse LOW 0 11.2 ns tSTBH Clock to WR Pulse HIGH 0 11.2 ns tSCSL Clock to CS Pulse LOW 13.0 ns tON1 Clock to Data Turn-on 0 13.1 ns tOFF1 Clock to Data Hold Time 0 13.1 ns Document #: 38-08012 Rev. *C Page 40 of 52 CY7C68013 9.5 GPIF Synchronous Signals IFCLK IFCLK SGA GPIFADR[8:0] RDY X
-
PDF
CY7C68013.pdf
Clock to WR Pulse LOW 0 11.2 ns tSTBH Clock to WR Pulse HIGH 0 11.2 ns tSCSL Clock to CS Pulse LOW 13.0 ns tON1 Clock to Data Turn-on 0 13.1 ns tOFF1 Clock to Data Hold Time 0 13.1 ns Document #: 38-08012 Rev. *C Page 40 of 52 CY7C68013 9.5 GPIF Synchronous Signals IFCLK IFCLK SGA GPIFADR[8:0] RDY X
in „Stereokamera CY7C68013A + 2 mal MT9D131“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
78L_serie_ST.pdf
5 V L78L06AC L78L06ACD13TR L78L06ACZ L78L06ACUTR 6 V L78L06AB L78L06ABD13TR L78L06ABZ L78L06ABUTR 6 V L78L08C L78L08CD13TR 8 V L78L08AC L78L08ACD13TR L78L08ACZ L78L08ACUTR 8 V L78L08AB L78L08ABD13TR L78L08ABZ L78L08ABUTR 8 V L78L09C L78L09CD13TR 9 V L78L09AC L78L09ACD13TR L78L09ACZ L78L09ACUTR 9 V L78L09AB L78L09ABD13TR L78L09ABZ L78L09ABUTR 9 V L78L10AC L78L10ACUTR 10 V L78L12C L78L12CD13TR 12 V L78L12AC L78L12ACD13TR L78L12ACZ L78L12ACUTR
in „3,3V Regler im SOT-89 Gehäuse“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DE0_User_Manual.pdf
HEX1_D[0] PIN_A13 Seven Segment Digit 1[0] HEX1_D[1] PIN_B13 Seven Segment Digit 1[1] HEX1_D[2] PIN_C13 Seven Segment Digit 1[2] HEX1_D[3] PIN_A14 Seven Segment Digit 1[3] HEX1_D[4] PIN_B14 Seven Segment Digit 1[4] HEX1
in „FPGA Flash Speicher R/W - DE0 Board“ · FPGA, VHDL & Co. ·
-
PDF
VND5E160J.pdf
m V clamp Clamp voltage IS=20 mA 41 46 52 V Off State; CC=13V; VINV OUT=0V; T =25°C 2(2) 5(2) µA IS Supply current j On State; VIN5V; V CC=13V; IOUT=0A 3 6 mA V =V =0V; V =13V; T=25°C 0 0.01 3 µA IL(off1)Off state output current IN OUT CC j V INV OUT=0V; VCC=13V
in „[V] Highside-Schalter“ · Markt ·
-
Datei
Timer1_non_volatile_provozieren.ino
_BV(WGM12); TCCR1A |= _BV(WGM11) | _BV(WGM10); break; // Fast PWM 10 Bit case 8 : TCCR1B |= _BV(WGM13) ; ; break; // PWM, Phase & Frequency Correct, ICRn case 9 : TCCR1B |= _BV(WGM13) ; TCCR1A |= _BV(WGM10); break; // PWM, Phase & Frequency Correct, OCRnA case 10 : TCCR1B |= _BV(WGM13) ; TCCR1A |= _BV(WGM11) ; break; // PWM, Phase Correct, ICRn case 11 : TCCR1B |= _BV(WGM13) ; TCCR1A |= _BV(WGM11) | _BV(WGM10); break; // PWM, Phase Correct, OCRnA case 12 : TCCR1B |= _BV(WGM13) | _BV(WGM12); ; break; // CTC, ICRn case 13 : break; // Reserved case 14 : TCCR1B |= _BV(WGM13
in „volatile und Arduino“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
17mb70-5-sema_schematics.pdf
DDR01A13 L8 A13 DM/RDQS B3 DDR0_DM0 R927 16V DDR01A09 3 R3 6 C267 DDR01BA2 G1 BA2 DDR01_A12 B13 DDR01_RASB R1 DDR01RASB NU/RDQSN A2 1 68R 8 C886 DDR01BA1 G3 BA1 DDR01_A13 DDR01_A13 8 1 DDR01BA2 G1 BA2 DDR01WEB
in „LED TV Medion MD 30630 defekt, nicht einmal standby Lampe“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
MAX232.pdf
GND 6 15 C2+ TTL/CMOS 5k RS-232 2 OUTPUTS OUTPUTS VCC 7 14 V+ (C1-) 4 (V+) C1+ 20 R2OUT R2IN 19 8 13 C1- (C1+) 9 GND V- (C2+) 8 (13) 5k 11 (12) 9 12 DO NOT MAKE C1+ C2+ (V-) CS- 10 11 C2+ (C2-) CONNECTIONS TO 13 (14) C1- 15 THESE PINS C2+ 12 (10) V- C2- 16 INTERNAL -10 DIP/SO POWER SUPPLY 17 V- C2-
in „Problem mit RS232“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
max232cpe.pdf
MAX242 C2+ 5 MAX222 14 R1IN C2- 6 15 R1IN TTL/CMOS +5V RS-232 MAX242 V- 400k (EXCEPT MAX220) C2- 6 13 R1OUT 7 14 R1OUT INPUTS OUTPUTS V- T1 T2 OUT 13 N.C. 11 T2IN T2OUT 8 7 12 IN 8 T2OUT 8 11 T2 R2IN 9 12 T1IN IN 13 R1 OUT R1IN 14 R2 IN 9 10 R2OUT R2 OUT 10 11 T2IN TTL/CMOS 5k RS-232 OUTPUTS INPUTS 10
in „UART Problem mit Baudrate“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MAX232.pdf
GND 6 15 C2+ TTL/CMOS 5k RS-232 2 OUTPUTS OUTPUTS VCC 7 14 V+ (C1-) 4 (V+) C1+ 20 R2OUT R2IN 19 8 13 C1- (C1+) 9 GND V- (C2+) 8 (13) 5k 11 (12) 9 12 DO NOT MAKE C1+ C2+ (V-) CS- 10 11 C2+ (C2-) CONNECTIONS TO 13 (14) C1- 15 THESE PINS C2+ 12 (10) V- C2- 16 INTERNAL -10 DIP/SO POWER SUPPLY 17 V- C2-
in „Welche Bedeutung....“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
453523_1.pdf
MAX242 C2+ 5 MAX222 14 R1IN C2- 6 15 R1IN TTL/CMOS +5V RS-232 MAX242 V- 400k (EXCEPT MAX220) C2- 6 13 R1OUT 7 14 R1OUT INPUTS OUTPUTS V- T1 T2 OUT 13 N.C. 11 T2IN T2OUT 8 7 12 IN 8 T2OUT 8 11 T2 R2IN 9 12 T1IN IN 13 R1 OUT R1IN 14 R2 IN 9 10 R2OUT R2 OUT 10 11 T2IN TTL/CMOS 5k RS-232 OUTPUTS INPUTS 10
in „Bitte um Überprüfung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TUA6100.pdf
RF input impedance continued, Smith diagram. . . . . . . . . . . . . . . . . . . . . . . . . . .38 13.6 Base band output impedance pin 13, 14 (filtered), Smith diagram . . . . . . . . . . . .38 13.7 Base band output impedance pin 19, 20 , Smith diagram. . . . . . . . . . . . . . . . . . .39 Base band
in „Pollin - Receiver-Mainboard mit Twin DVB-[T,C] Tuner, NXP PNX8950EH“ · Mikrocontroller und Digitale Elektronik ·
