-
PDF
PIC16F18344.pdf
and only the modulated output CWGxD is affected. T = --------------- DBx 4:0> + 1 DEAD – BAND_MAX FCWG_CLOCK The CWGxDBF register determines the duration of the dead-band interval on the falling edge of the input source signal. This duration is from zero to 64 periods of the CWG clock. T JITTER= T DEAD – BAND_MAX – TDEAD – BAND_MIN Dead band is always initiated on the edge of the input source signal. A count of zero indicates that no dead T = - ------------- JITTER FCWG_CLOCK band is present. If the input source
in „EEPROM Verständnisproblem beim PIC 16F18344“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18F46J11_39932D.pdf
hardware integrity checking and • Tunable Internal Oscillator (31 kHz to 8 MHz, ±0.15% Typical, ±1% Max). safety interlocks prevent unintentional • 4x PLL Option configuration changes • Hardware Real-Time Clock and Calendar (RTCC): • Secondary Oscillator using Timer1 @ 32 kHz • Fail-Safe Clock Monitor
in „PIC18F46J11 und RTC. Quarz nötig? Anfängerfrage Übersicht verloren ;-(“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
TXT-ExternalControlManual-P-PA-PX-PHHL-english.txt
SOURCE (!!) 216 D8H 00H RGB(*5) 217 D9H 00H VIDEO 218 DAH 00H 3D REFORM RESET 221 DDH 00H AUTO (SHORT) 222 DEH 00H AUTO (LONG) 225 E1H 00H COMPONENT 226 E2H 00H ZOOM POS UP(HT) 227 E3H 00H ZOOM POS DOWN(HT) 228 E4H 00H DVI/DVI(DIGITAL) (*6) 229 E5H 00H LAN/Network 232 E8H 00H D ZOOM UP(WT) 233 E9H 00H D
in „Befehl an COM port mit Batch Beamer NEC LT380“ · Softwareentwicklung ·
-
Datei
G32trust.asm
, [esp+uID] push esi mov esi, [esp+4+hInstance] push edi mov edi, ds:LoadStringA push 84h ; nBufferMax push offset Buffer ; lpBuffer push eax ; uID push esi ; hInstance call edi ; LoadStringA push 84h ; nBufferMax push offset Text ; lpBuffer mov ecx, [esp+10h+arg_4] push ecx ; uID push esi ; hInstance
in „Wer kann mir eine ASM File compelieren“ · Softwareentwicklung ·
-
PDF
R8C22-23_Group_Hardware_Manual.pdf
clock Period of CPU clock Following total (flash memory time is the time operates) × 12 cycles + 30µs (max.) × 6 cycles × 20 cycles from wait mode until an interrupt 1 Period of system clock (flash memory × 12 cycles Same as above Same as above routine is stops) executed. T1 T2 T3 Flash memory activation
in „Fragen zu Renesas µC (R5F2122CKFP)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ps42p3sx_ch._d58a.pdf
CONPENSA 616 PC TTX Contrast offset 00 BLUE CONPENSA 616 -------------------------------------- NR SCALE MAX 64 WTE GAIN 58 R GAIN 127 127 NR SCALE MIN 18 RAST VSIZE 1023 G GAIN 127 127 DE GAIN COR 03 RAST HSIZE 895 B GAIN 127 127 DE GAIN CLIP (90/90/60) SHARP OFFSET 17 R,CR OFFSET 54 63 CE UPPER 240 CLK DLY
in „Netzteil prüfen wie stelle ich das richtig an?“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
avrdude_out.txt
Size #Pages MinW MaxW ReadBack ----------- ---- ----- ----- ---- ------ ------ ---- ------ ----- ----- --------- hfuse 0 0 0 0 no 1 0 0 9000 9000 0x00 0x00 Block Poll Page Polled Memory Type Mode Delay Size Indx Paged Size
in „avrdude braucht lange zum Beenden (Linux)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08DZ60_Data_Sheet.pdf
Divider Settings PRDIV8 DIV Program/Erase Timing Pulse Bus (Binary) (Decimal) FCLK (5 µs Min, 6.7 µs Max) 20 MHz 1 12 192.3 kHz 5.2 µs 10 MHz 0 49 200 kHz 5 µs 8 MHz 0 39 200 kHz 5 µs 4 MHz 0 19 200 kHz 5 µs 2 MHz 0 9 200 kHz 5 µs 1 MHz 0 4 200 kHz 5 µs 200 kHz 0 0 200 kHz 5 µs 150 kHz 0 0 150 kHz 6.7
in „Bei AD-wandlung Bitsverlust“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Exp_Meth_In_RF_Des--Wes_Hayward.pdf
filter transfer functions showing attenuation. passband ripples of 1,2, and 3 dB. also know as the max flat delay filter, is These extreme ripple values are rarely often used as a starting point for bandpass used, but illustrate the concepts. Note filters with minimum ringing. This will be that there
in „Literatur zum Selbstbau von Sendern und Empfängern“ · HF, Funk und Felder ·
-
PDF
slau144i.pdf
ADDCX.B @R5+,R6 ; Add table byte + C to R6. R5 + 1 JNC TONI ; Jump if no carry ... ; Carry occurred 222 CPUX SLAU144I–December 2004–Revised January 2012 Submit Documentation Feedback Copyright © 2004–2012, Texas Instruments Incorporated www.ti.com Instruction Set Description 4.6.3.4 ANDX ANDX.A Logical
in „Anfängerprogramm TimerA MSP430“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
64F3048F16-Hitachi.pdf
input-only pins Operating modes Seven MCU operating modes Mode Address Space Address Pins Initial Bus Width Max. Bus Width Mode 1 1 Mbyte A19to A0 8 bits 16 bits Mode 2 1 Mbyte A to A 16 bits 16 bits 19 0 Mode 3 16 Mbytes A23to A0 8 bits 16 bits Mode 4 16 Mbytes A to A 16 bits 16 bits 23 0 Mode 5 1 Mbyte A19to
in „CPU Melkanlage auslesbar? 64F3059F16“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
report_all.txt
N23 has no load. INFO:LIT:395 - The above info message is repeated 669 more times for the following (max. 5 shown): N24, N25, N26, N27, N28 To see the details of these info messages, please use the -detail switch. INFO:MapLib:562 - No environment variables are currently set. INFO:LIT:244 - All of the single
in „Place and Route partially locked IO bus“ · FPGA, VHDL & Co. ·
-
PDF
slau144j.pdf
Test input P1 bits. R5 + 1 JNC TONI ; No corresponding input bit is set ... ; At least one bit is set 222 CPUX SLAU144J–December 2004–Revised July 2013 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated www.ti.com Instruction Set Description 4.6.3.8 CLRX * CLRX.A Clear destination
in „MSP430 Gleitkommazahl in Flash speichern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
family_guide.pdf
Test input P1 bits. R5 + 1 JNC TONI ; No corresponding input bit is set ... ; At least one bit is set 222 CPUX SLAU144J–December 2004–Revised July 2013 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated www.ti.com Instruction Set Description 4.6.3.8 CLRX * CLRX.A Clear destination
in „MSP430 Output nur auf zwei von vier Pinnen möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
byte of the source Note: This is reset on pattern detect, when in Pattern Detect mode. DS61143E-page 222 Preliminary © 2008 Microchip Technology Inc. PIC32MX3XX/4XX REGISTER 10-15: DCHXDPTR: CHANNEL X DESTINATION POINTER REGISTER r-x r-x r-x r-x r-x r-x r-x r-x — — — — — — — — bit 31 bit 24 r-x r-x r-x
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
R32C-152_Users_Manual.pdf
bytes 16 bytes SADRi IADR CADR IADR CADR 20 bytes 20 bytes 20 bytes DADRi IADR i = 1 to 7 24 bytes max. 60 bytes (when i = 7) R01UH0220EJ0120 Rev.1.20 Page 191 of 642 Sep 10, 2013 R32C/152 Group 13. DMAC II (1) Transfer Mode (MOD) When multiple transfer is not selected (MULT = 0) b15 b8 b7 b0 00000000
in „Keine UART Programmierung bei R32C möglich“ · Mikrocontroller und Digitale Elektronik ·