. In these applications the CD4049UBDT -55 to 125 16 Ld SOIC CD4049UB and CD4050B are pin compatible with the CD4049UBDW -55 to 125 16 Ld SOIC Buffer/ CD4009UB and CD4010B respectively, and can be Con- CD4049UBDWR -55 to 125 16 Ld SOIC
convertion from high-level voltages (up to Connection 15 V)to low-level voltages. March 1993 1/11 M54/M74HC4049/4050 CIRCUIT SCHEMATIC (Per Gate) HC4049 HC4050 CHIP CARRIER HC4049 HC4050 NC =No Internal Connection TRUTH TABLE (HC4049) TRUTH TABLE (HC4050) INPUT OUTPUT INPUT OUTPUT nA nY nA nY L H L L H L H H
convertion from high-level voltages (up to Connection 15 V)to low-level voltages. March 1993 1/11 M54/M74HC4049/4050 CIRCUIT SCHEMATIC (Per Gate) HC4049 HC4050 CHIP CARRIER HC4049 HC4050 NC =No Internal Connection TRUTH TABLE (HC4049) TRUTH TABLE (HC4050) INPUT OUTPUT INPUT OUTPUT nA nY nA nY L H L L H L H H
TC4049,4050BP/BF/BFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4049BP,TC4049BF,TC4049BFN, TC4050BP,TC4050BF,TC4050BFN TC4049B Hex Buffer/Converter (inverting type) TC4050B Hex Buffer/Converter (non-inverting Note: xxxFN (JEDEC SOP) is not available in type) Japan. TC4049BP, TC4050BP TC4049B, TC4050B contain six circuits of buffers. TC4049B is inverter type and TC4050B is non-inverter type. Since one TTL or DTL can be directly driven having large output current, these
IC1C 7 6 V 5 IC1A 8 2 + 4049N C5 1 D 2 3 3 2 4 10µ C C C4 74HC4049N 1 D 47n 1 k 0 Farnell: 1217205 V IC1E 4049N C7 + 0 0 0 100n R 1 IC1P 11 12 4 2 1 C1 8 V 4049N IC1B 4 D 5 4 4 R2 47k 3 100p 3 N R 2 IC1F 4049N 1 R5 14 15 1 10k GND IC1D 2 2 2 4 3 3 3 3 3 1 2 2 3 3 4049N 9 10 - F T 1 2 3 T +F + D V I O GND ICL7107CPLZ A U I S S S E ER V G F F R1 R6 4049N Farnell: 9663568 B O O O T CC P R R INHI 31 B 1M 96,7k COMMON 32 max 200mV C6 INLO 30 7 0 10n R 1 MESS+ L 4 P A
CONN3 Vdd U2 1 2 3 2 1 R1 R2 U1 2 2 1 Vdd Vdd S1 C1 40106 4049 4 3 U2 R3 13 12 14 15 R4 U1 C nahe U3 7 1 1 1 1 2 1 R R R R 40106 4049 S2 C2 4 3 U2 Vdd R5 3 4 5 4 1 2 3 4 R6 U1 D D D D U3 7 2 1 40106 4049 S S3 C3 6 4 3 J D U2 Q 2 G Q3 11 10 11 12 3 CLK S R7 1 R8 U1 Q D 2 1 5 K G Q4 S4 C4 40106 4049 S 4 3 R U2 4027 4 R9 5 6 7 6 R10 U1 U3 9 2 1 40106 4049 S S5 C5 D 4 3 U2 10 J G 14 Q1 Q S R11 9 8 9 10 13 CLK R12 U1 D Q 15 G Q2 2 1 11 40106 4049 K S S6 C6 4 3 R 12 4027 1 2 N N 4 O 1 2 3 4 5 6 O 1
Vdd U2 CONN3 1 R1 1 2 3 2 R2 U1 2 2 1 Vdd Vdd 40106 4049 4 S1 3 C1 U2 R3 13 12 14 15 R4 U1 C nahe U3 7 3 4 5 6 2 1 R R R R 40106 4049 S2 C2 4 3 U2 Vdd 3 4 5 4 1 2 3 4 R5 R6 U1 D D D D U3 7 2 1 S S3 C3 40106 4049 4 3 6 J U2 2 D Q G Q3 3 CLK R7 11 10 11 12 1 S R8 U1 Q D 5 K G 2 1 Q4 40106 4049 S S4 C4 R 4 3 U2 4027 4 R9 5 6 7 6 R10 U1 2 1 U3 9 40106 4049 S5 C5 S 4 3 10 G D U2 J Q1 Q 14 9 8 9 10 13 S R11 CLK D R12 U1 Q 15 G 2 1 11 Q2 K S S6 C6 40106 4049 4 3 R 4027 12 1 2 N N 4 N 1 2 3 4 5
than displaying EEE, as with the CA3161E. segment b of the MSD is displayed. One inverter from the CD4049B is used to operate the decimal points. By connect- When displaying negative voltage, the first digit remains blank, instead of (-), and during a negative or positive over- ing the inverter input to
greater than nine. After 999mV the display blanks rather MSD is displayed. One inverter from the CD4049B is used to than displaying EEE, as with the CA3161E. When displaying operate the decimal points. By connecting the inverter input to negative voltage, the first digit remains blank, instead of (-),
Fake CD40106B CMOS Hex Schmitt-Triggers Inverters
Gate length is 6µm
Die size 722x552 µm.
VDD
IN
OUT
VSS
https://zeptobars.com/en/read/CD40106B-CMOS-Hex-Schmitt-Triggers-Inverters-fake-ebay-Ti-texas-instruments
unbelegt. Abrams & Mantler GmbH & Co.KG Karolingerring 14a 32425 Minden service@led-konzept.de +49(0)571–4049-840 481 Bedienungsanleitung ZIGBEE 3.0 + 2,4G 4Z RGBW-RGB LED Funk Controller Pro (Art.: 13470) Betrieb über 2,4G 4Z Funk-Signal Der ZIGBEE 3.0 + 2,4G 4Z RGBW-RGB LED Funk Controller kann via ZIGBEE
current drive to the transducer. Capacitors C6 and C7 block the dc to the transducer. Since the CD4049 operates on 9-V and the MSP430 operates on a V of 3.6 V, there is a logic level mismatch between the MSP430 and the output driver circuit. CC Bipolar transistor Q1 acts as a logic-level shifter between
the UB IL IH DD designation, including (but not limited to) 4001UB, 4007UB, 4009UB, 4011UB, 4041UB, 4049UB, and 4069UB. The official JEDEC definitions are applicable primarily to gates, inverters, and high-current (inverting) drivers, such as the specific UB types listed previously. Noninverting gates
294 23 HC 365 9 HC 373 15 HC 374 17 HC 541 50 HC 574 43 HC 589 17 HC 646 9 HC 688 8 HC 4040 1 HC 4049 18 HC 4050 21 HC 4051 27 HC 4053 1 HC 4075 12 HCT 32 12 HCT 138 2 HCT 245 15 HCT 374 14 HCT 377 38 HCT 541 9 HCT 688 1 HCT 4053 75 S 38 3 S 288 41 MC 1488 8 Keramik MC 1489 9 Keramik TBP 18 S 030 9
8 VCC AGND 1 1 1 1 1 1 1 9 3 VCC ATMega8-16AU GND R13 2 NC GND VCC U3 DATA_IN 1 DATA 10k AREF 74HC4049N S3 GND VCC ADC6 ADC6 DTSM-6 C11 1 2 3 4 5 6 7 8 DATA_OUT T1 100n AVCC BC846B PB6 XTAL1/TOSC1 B C 1 / PB7 XTAL2/TO0C2 1 1 1 O S SCK PB5 CLK_OUT T2 1 I I C C S O I BC846B T A A I O S M M C7 C 16p C GND
logic level technology available in DIP and SOP packages. conversion capabilities of circuits such HCF4049B The HCF4069UB consists of six COS/MOS HEX INVERTER/BUFFERS are not required. inverter circuits. This device is intended for all PIN CONNECTION September 2001 1/7 HCF4069UB INPUT EQUIVALENT CIRCUIT
Die Intelligenz liegt dann im Tiger. Unser Konzept dazu ist folgendes: Ein 6-fach-CMOS-Inverter CD4049 als erste Stufe bildet einen AC-gekoppelten linearen Verstärker, der die Pegel von Clock und Data zunächst einmal reichlich verdoppelt. Leider funktioniert diese erste Stufe nur sicher bis zu einer
Die Intelligenz liegt dann im Tiger. Unser Konzept dazu ist folgendes: Ein 6-fach-CMOS-Inverter CD4049 als erste Stufe bildet einen AC-gekoppelten linearen Verstärker, der die Pegel von Clock und Data zunächst einmal reichlich verdoppelt. Leider funktioniert diese erste Stufe nur sicher bis zu einer
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
Bild
