-
Datei
xparameters.h
*************************************************************** * * IIC defines. * DeviceID starts at 90 */ #define XPAR_XIIC_NUM_INSTANCES 2 /* Number of instances */ #define XPAR_IIC_0_DEVICE_ID 90 /* Device ID for instance */ #define XPAR_IIC_0_BASEADDR 0xA8000000 /* Device base address */ #define
-
PDF
stm32f405rg.pdf
feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to 42 Mbits/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware
-
PDF
LCD64128A_DIS.pdf
register to display data RAM 1 Data read(from display data RAM to output register) ◆ Reset System reset can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred. - Display off - Display start line register becone set by 0.(Z-address 0) While RSTB is low level, no instruction except status read can be accepted. Reset status appears at DB4. After DB4 is low, any instruction can be accepted. The Conditions of power supply at initial power up are shown in table 1. Displaytech Ltd LCD MODULE 64128A
in „Grafikdisplay 64x128 reagiert nicht? brauche hilfe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SAM7-EX256.pdf
a rich development platform for the Atmel AT91SAM7X256 microcontroller. The board’s main features are: Microcontroller: Atmel AT91SAM7X256 16/32 bit ARM7TDMI™ with: 256K Bytes Program Flash 64K Bytes RAM 1x CAN 2.0a and 2.0b 1x USB Device
in „SPI-Initialisierung von zwei Geräte über den gleichen Bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
US-GPL-AM-AA_web_0417.pdf
environment and the battery is installed next to a power are occasions when this is not the case. This can happen when transformer where the temperature averages 90°F (32°C), then all battery calculations must be based on 90°F (32°C). the batteries are installed in close proximity to heat generating sources
in „Kaffeemaschine im Gartenhaus“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Data_sheet_XBee_XBee-Pro_Series_2.pdf
received. RF modules that contain the following firmware versions will support Transparent Mode: 20xx (AT coordinator), 22xx (AT router), and 28xx (AT end device). API Operation API operation is an alternative to transparent operation. The frame-based API extends the level to which a host application can
-
PDF
SAM3X.pdf
. Writing the bit URSTEN at 0 in RSTC_MR disables the User Reset trigger. The level of the pin NRST can be read at any time in the bit NRSTL (NRST level) in RSTC_SR. As soon as the pin NRST is asserted, the bit URSTS in RSTC_SR
in „ARM SAM3x Zähleingang“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SAM3X.pdf
. Writing the bit URSTEN at 0 in RSTC_MR disables the User Reset trigger. The level of the pin NRST can be read at any time in the bit NRSTL (NRST level) in RSTC_SR. As soon as the pin NRST is asserted, the bit URSTS in RSTC_SR
in „Arduino Due: Programmierung ohne 16U2“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Agilent_ADNS-2051_-_153206449.pdf
250 µs C455 µs 2410 µs CURRENTD y SCLK 705 µs WITH OLD IMAGE DATATIONS t WITH NEW IMAGE DATA COMPUTE AT DEFAULT FRAME RATE Figure 15. Detail of PD falling edge timing. The output waveforms emulate ture states can exist within a- or positive Y motion, up. If aright the resolution set to 400 cpi, a frame
in „USB Maus mit USART auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM32F107.pdf
temperature at different V values DD 900.00 800.00 A700.00 ( n600.00 t p500.00 u 3.6V n400.00 3.3V o300.00 C 3V 200.00 2.7V 100.00 2.4V 0.00 –40°C 25°C 90°C 130°C Temperature(°C) ai17123 Figure 11. Typical current
in „STM32-comStick USB-Bootloader“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM08001_JLinkARM.pdf
AT91SAM3U4E Atmel AT91SAM7A3 AT91SAM7A3 Atmel** AT91SAM7L64 AT91SAM7L64 Atmel** AT91SAM7L128 AT91SAM7L128 Atmel AT91SAM7S32 AT91SAM7S32 Atmel AT91SAM7S321 AT91SAM7S321 Atmel AT91SAM7S64 AT91SAM7S64 Atmel
in „[V] J-Link JTAG Adapter USB für ARM abzugeben“ · Markt ·
-
PDF
ADE7758.pdf
clock can be provided at this logic input. Alternatively, a parallel resonant AT crystal can be connected across CLKIN and CLKOUT to provide a clock source for the ADE7758. The clock frequency for specified operation
in „Strom und Spannungsmessung 220V“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CS42L51_F3.pdf
digital-to-analog converters (DAC) designed using multi-bit delta-sigma techniques. The DAC operates at an oversampling ratio of 128Fs and the ADC operates at 64Fs, where Fs is equal to the systemsample rate. The different clock rates maximize power savingswhile maintaining high performance. The CODEC
in „STM32H7B3I-DK - Soundausgabe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TAS6424-q1.pdf
of audio data. The TDM mode is automatically selected when the TDM 2 clocks are present. The device can be configured through I C to use different stereo pairs in the TDM data stream. The TDM mode supports 16-bit, 24-bit, and 32-bit input data lengths. In TDM mode, the SCLK pin must be 128 or 256, depending
in „Eagle lib für TAS6424“ · Platinen ·
-
PDF
AD7606_7606-6_7606-4.pdf
interface with V DRIVEabove 4.75 V. AD7606-4 in serial mode. The SCLK input signal provides the Data can be read from the AD7606 at any time other than on clock source for the serial read operation. The CS goes low to the falling edge of BUSY because this is when the output data access the data from the
in „STM32 Parallel Bus ADC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
OPTREX_F-51320AE_TechSpec.pdf
Storage 70°C±2°C, 96hrs 3 4 Low Temperature Storage -20°C±2°C, 96hrs 2,3 5 Damp Proof Test 40°C±2°C, 90~95%RH, 96hrs 2,3 6 Temperature Cycle Test 5 Cycle 1 Cycle 2 70 C 25 C -20°C 30Min0Min30Min10Min The function test shall be conducted after 1 hours storage at the normal temperature and 7 Shock Test To
in „Pollin Grafik LCD-Modul OPTREX F-51320AE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
RV-3032-C7_App-Manual-rev1.3.pdf
n from 1 to 4095 are valid. When the Timer Value is set to 0, the countdown timer does not start. At the end of every countdown, the timer sets the Periodic Countdown Timer Flag (bit TF in Status Register). The TF flag can only be cleared by command. When enabled, a pulse is generated at the interrupt
in „ATtiny85 + Uhrenquarz mit 10 pF CL: Kondensatoren“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
0900766b80a5541c_1_.pdf
pin. It is driven actively during a read and remains tri- state at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock. * SO can be connected to SI for a single pin data interface since the part communicates
in „Batterie gebuffertes Ram -> DS1307?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
64F3048F16-Hitachi.pdf
following features. • ISCR settings can select whether an interrupt is requested by the low level of the input at pins IRQ 0o IRQ , 5r by the falling edge. • IER settings can enable or disable the IRQ to IRQ interrupts. Interrupt priority
in „CPU Melkanlage auslesbar? 64F3059F16“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
M95256_EEProm_Farnell_69998.pdf
Se- and the byte of data at that address is shifted out, lect (S) High. The rising edge of the Chip Select on Serial Data Output (Q). (S) signal can occur at any time during the cycle. If Chip Select (S ) continues to be driven Low, the The first byte addressed can be any byte within internal address register is automatically incre- any page. mented, and the byte of data at the new address is The instruction is not accepted, and is not execut- shifted out. ed,
in „SPI EEProm Hilfe gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GIC_Presentation_at_PSRC_05_14_2014.pdf
2.0 1.8 Bm, AC 1.6 Bm, (AC+DC) 1.4 1.2 1.0 0.8 l e 0.6 T DC flux = N I / R t 0.4 DC s 0.2 e D 0.0 u -90 -60 -30 0 30 60 90 120 150 180 210 240 270 300 330 360 F -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8 Phase Angle, Degrees © ABBGroup 2013 - Slide 4 DC causes Part – Cycle, Semi – Saturation of the core
-
PDF
EPOS2_Communication_Guide_En.pdf
may apply their actuation in a coordinated manner. The identifier of the SYNC Object is available at index “1005h”. Figure 6-23 CAN Communication – Synchronization Object Synchronous transmission of a PDO means that the transmission is fixed in time with respect to the transmission of the SYNC Object
in „CRC Funktion übersetzen (so das diese auf GCC läuft)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
IMOR100E-01E_010.pdf
other t channels are linked to capture the data. Memory linking limits the number of r n channels that can be used as shown in the figure below. When memories are g linked, the number of blocks is one. OR122/OR322 512 k 256 k 128 k 128 k CH1 CH2 256 k CH1 512 k CH1 OR142/OR342 512 k 256 k 128 k 128 k CH1
in „Yokogawa OR100E/OR122 wofür?“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
tiny13.pdf
which returns the content at the selected address at serial output MISO. 7. At the end of the programming session, RESET can be set high to commence normal operation. 8. Power-off sequence (if needed): Set RESET to “1”. Turn VCC
in „ATtiny13 Datenblatt External Clock Source on T0-Pin“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
138720_DS.pdf
Flash technology is based on a single transistor cell architecture, a Flash memory array, like EPROM can be Table IV. DACCON SFR Bit Designations implemented to achieve the space efficiencies or memory Bit Bit densities required by a given design. Like EEPROM, Flash memory can be programmed in-system at
in „aduc812bs Wie programmieren?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
fit_app0.pdf
obtaining these files please send an email topld@atmel.comor call the Atmel PLD Applications Hotline at (408)436-4333. 3.1.1 PROCHIP DESIGNER If you have already installed the Prochip Design tool, you can simply update the <Prochip>\PLDFIT Folder with a later version. Simply unzip the Fit15xx.zip file
in „CPLD ATF1504 sporadisch seltsames Verhalten nach Einschalten“ · FPGA, VHDL & Co. ·
-
PDF
1_AMD_BKDG_Family__15h_Mod_00h-0Fh_BKDG.pdf
: Phy Predriver Calibration Codes for Cmd/Addr at 1.35V........................................................ 127 Table 52: Phy Predriver Calibration Codes for Cmd/Addr at 1.25V........................................................ 128 Table 53:
-
PDF
DOKUMENTATION_MSP430-F2013.pdf
andV SS isusedasload.Theoutputisconnectedtothecentertapofthedivider. 2. The output voltage reaches at least 10% and 90% V at the specified toggle frequency. CC POST OFFICE BOX 6550DALLAS, TEXAS 75265 25 MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER SLAS491F - AUGUST 2005 - REVISED
in „MSP430 2013 XOUT/XIN ansteuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ST_7262.pdf
prescal- tween the counter value and an output compare n register (OCRx) value. This OCRx register can not er can be set to 2 (where n = 0, 1,..7). be accessed directly, it is loaded from the duty cy- This fINPUT frequency source is selected through cle register (PWMDCRx) at each overflow of the the
in „Unteschiede I²C / SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ZBook_G8_Service_Manual.pdf
change system properties ● Executes user-defined key sequences NOTE: The action key feature is enabled at the factory. You can disable this feature by pressing and holding the fn key and the left shift key. The fn lock light will turn on. After you have disabled the action key feature, you can still perform
in „Z-Book G8 -> Thunderbold Anschluss führt immer Spannung“ · PC Hard- und Software ·
-
PDF
GWF-3M05-Ver16_1_.pdf
Support up to 72Mbps (40MHz) MCS0-7, Support up to 150Mbps ▯ OFDM, Peak rate 150Mbps, Peak throughput 90Mbps. ▯ Security support for 64/128 WEP, WPA, WPA2, TKIP, AES 2. Product Information 2.1 Specification Overview Standards IEEE802.11b/g & 802.11n (1T1R mode) Operating USA (FCC): 2.412GHz ~ 2.462GHz (
-
Datei
ch552_SDCC.h
Registers */ __sfr __at (0x90) P1; // port 1 input & output __sbit __at (0x90+7) SCK; // serial clock for SPI0 __sbit __at (0x90+7) TXD1; // TXD output for UART1 __sbit __at (0x90+7) TIN5; // TIN5 for Touch-Key __sbit __at
in „uC für 0,20€ CH552 / CH554 von WCH Billig Micro mit USB Funktion, Chip vorstellung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
100807728a.pdf
2.750 (± 0.010) Length (mm/in) 100.35 (+0.20/-0.25) / 3.951 (+0.008/-0.010) Typical weight (g/lb) 90 / 0.198 (ST2000LM015) 85 / 0.187 (ST1000LM048 & ST500LM030) Cache buffer 128MB 2.5 Seektime Seek measurements are taken with nominal power at 25°C ambient temperature. All times are measured using drive
in „Komponenten für Low Power Fileserver?“ · PC Hard- und Software ·
-
PDF
STC89C51RC-en.pdf
memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH. All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space
in „stc89c52rc programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S1D13513.pdf
the BitBLT source registers. 4. When a Move BitBLT operation is selected, only one BitBLT function can be enabled at a time, except for the following combinations: - Color Expansion and Transparent functions can be used together for 8 bpp only - ROP and Reverse Direction functions can be used together
in „S1D113513 + AT91RM9200“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TMC5072_datasheet.pdf
corresponding segment of MSLUT. table See separate table! bit 7… 0: START_SIN START_SIN bit 23… 16: START_SIN90 reset default START_SIN gives the absolute current at =0 8 microstep table entry 0. W 0x69 + MSLUTSTART START_SIN90 gives the absolute current for START_SIN90 8 microstep table entry at positions 256
in „TMC5072 SPI Ansteuerung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Futaba_VFD_GP1120A01A.pdf
Notice] GP1120A01A REV.- 1. FEATURES FUTABA GP1120A01A is a graphic display module using a FUTABA 128×32dots VFD. It consists of a control ASIC with internal Static-RAM of 2320bytes and power source. The module can be connected directly to the bus line of the host system CPU. 2. GENERAL DESCRIPTION
in „V: 2 Stück Futaba VFD Display's, 128x32 Pixel“ · Markt ·
-
PDF
CFAG12864BTMIV.pdf
address in the Y Set Address0 0 0 1 Y address (0~63) address counter. Set Page Sets the X address at the X (X address)0 0 1 0 1 1 1 Page (0 ~7) address register. Indicates the display data DisplayStart 0 0 1 1 Display start line(0~63) RAM displayed at the top of Line the screen. Read status. R BUSY
in „avr asm LCD Problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ADF7020.pdf
pF load with a 10% rise time at remains high until 25 ns phase error is detected at the PFD. 4.8 MHz. Faster edges can result in some spurious feedthrough Because no external components are needed for digital lock to the output. A
in „erfahrung mit adf7020?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TM56M152A-tenxtechnology.pdf
one page, so that ROM has 8 pages, 000h~0FFh, 100h~1FFh, …, 700h~7FFh. On the other words, PC[10:8] can be define as page. A lookup table must be located at the same page to avoid getting wrong data. Thus, the lookup table has maximum 255 data for above example with starting a lookup table at X00h (X
in „MCU identifikation/Datenblatt - MC9989A0ZQ“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ADS1251_24Bit_8SOIC.pdf
be For example, with a 50Hz data-output rate, rejection at 55Hz LOW. At the time of power-up, these signal inputs can be biased to a voltage other than 0V, however, they should may only be 105dB (see Figure 8). However, with a 10Hz never exceed +V . data-output
in „ADC_Auslesen mit Delay“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
XBEE3_UserGuide.pdf
list of AT commands that can be usedon the XBee 3 Zigbee RF Module, see AT commands. MicroPython provides an atcmd() methodto process AT commands, similar to how you can use Commandmode or API frames. The atcmd
in „XBEE3 Home Automation“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Devices.txt
BC817 2 BC558B 2 BC368-NPN-TO92-ECB 2 BC327-16-PNP-TO92-EBC 2 BAT42 2 BA243A 2 AXBA 2 AVR-ISP-10 2 AT90S8535J-S 2 AT90CAN128 2 AT24C 2 AK300/4 2 ADXL322JCP-HS 2 ADUM1301 2 AA_BATTERIE+CLIPS 2 AA112 2 9077-2 2 8.8/0.4 2 7SEG-CK 2 7R-P 2 79XX-TO3 2 79LXX 2 78XXT 2 78L08Z 2 7812T 2 7805H 2 74HCT4053SO16
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
ATmega8.pdf
illustrates, changing the TOP actively while the Timer/Counter is running in the Phase Correct mode can result in an unsymmetrical output. The reason for this can be found in the time of update of the OCR1x Reg- ister. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies
in „Mikrocontroller und 15'' TFT LCD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
w25q32fv_revh_091613.pdf
The W25Q32FV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32FV has
in „micro SDHC Breakout“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SJA1000_3.pdf
CPU mapped directly to the CAN address space beginning at as a read only memory in operating mode and as CAN address 32 (equal to RAM address 0) this message may also be accessed using CAN address 56 and the read/write memory in
in „Can Controller "SJA1000" Probleme mit Register“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
M16C62_Hardware.pdf
a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 0004 16) in the memory expan- sion and the microprocessor modes. The main clock division select bit 0(bit 6 at address 0006 16
in „M16C Parallel pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_Epson_S1D15G10_vom_Display_Controller.pdf
D1 D5 Block P10:0 P10:D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 0 0 131 1 130 2 129 3 128 1 4 127 5 126 6 125 7 124 2 8 123 9 122 31 124 7 125 6 126 5 127 4 32 128 3 129 2 130 1 131 0 SEGout 1 2 3 4 5 6 7 8 9 10 11 12 391 392 393 394 395 396 You can change position of R and B with DATCTL
in „The Siemens S65 132x176, 65536 color display with AVR“ · Projekte & Code ·
-
PDF
S1D15G10.pdf
D1 D5 Block P10:0 P10:D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 D0 D4 0 0 131 1 130 2 129 3 128 1 4 127 5 126 6 125 7 124 2 8 123 9 122 31 124 7 125 6 126 5 127 4 32 128 3 129 2 130 1 131 0 SEGout 1 2 3 4 5 6 7 8 9 10 11 12 391 392 393 394 395 396 You can change position of R and B with DATCTL
-
PDF
AD7376.pdf
used the B–terminal should be tied to D3 D2 W the wiper. Setting the resistance value forWA starts at a maxi- D0 RS mum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is: RDAC RWA (D) = (128-D)/128 × R BA + R W
in „1-10 V digitales Potentiometer“ · Mikrocontroller und Digitale Elektronik ·