-
PDF
LM94022.pdf
Characteristics section) 1093 1656 2218 2780 2 -10 1088 1648 2207 2767 Q are determined. This table can be used, for example, in a host processor look-up table. A file containing this data is a-9ilable 1082 1639 2197 2754 for download at www.national.com/appinfo/tempsensors. -8 1077 1631 2186 2740 -7
in „Suche nach einem Temperatursensor“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCF51QE128-1.pdf
Four-layer board 64-pin LQFP 50 θJA °C/W 80-pin LQFP 47 MCF51QE128 Series Data Sheet, Rev. 6 10 Freescale Semiconductor Electrical Characteristics The average chip-junction temperatureJ(T ) in °C can be obtained from: TJ
in „Eingangsspannungsbereich ADC Coldfire“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S1D13305.pdf
set to a value greater than the address horizontal lines may appear when using high LCD range. It can, however, be set smaller than the address voltages or at high viewing angles. range, in which case the excess display area is blank. The number of excess pixels must not exceed 64. 8.2.1.9. FY Sets
in „SP14Q002-A1 aus eBay - Erfahrungsaustausch“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Epson_S1D13305.pdf
set to a value greater than the address horizontal lines may appear when using high LCD range. It can, however, be set smaller than the address voltages or at high viewing angles. range, in which case the excess display area is blank. The number of excess pixels must not exceed 64. 8.2.1.9. FY Sets
in „SP14Q002-A1 aus eBay - Erfahrungsaustausch“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TPS40060_TPS40061.pdf
for the ESR zero and provide controlled gain roll-off. In many cases the second pole can be eliminated and the amplifier's gain roll-off used to roll-off the overall gain at higher frequencies. Submit Documentation Feedback 15 TPS40060 TPS40061 www.ti.com SLUS543E–DECEMBER 2002–REVISED
in „Parameter-Berechnung für Schaltregler“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
2128wichtig.pdf
ispLSI 2128/A N S A 250 G C 150 S I I 100 E 0 20 40 60 80 100 D fmax (MHz) W NotesTypical current at 5V, 25° Cbit counters ICC can be estimated for the ispLSI 2128/A using the following equation: ICC (mA) = 20 + (# of *Ts 0.48) + (# *f nets M*x freq 0.009) Wher# of PTs = Number of Product Terms used
-
PDF
hp_3562-63a-Datenblatt.pdf
12.5 kHz On-line analysis of distortion, drift, modulation, and phase noise Dual-channel 6.25 kHz can benefit fromthespeed and accuracy ofthe HP 3562A. High reso- Amplitude lution measurements are typically 100 times faster than tuned spec- Accuracy: defined as full scale accuracy at any of the calcu
in „Spektrum berechnen mit Mikrocontroller“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
RT9080-33GJ5_esp32_8622_low_quiescent_600mA.pdf
R1 and R2 should be selected carefully to ignore the SNS temperature coefficient of input current at the SNS pin.A EN current greater than 50μA in the resistor divider is GND recommended to meet the above requirement. The adjustable output voltage can be calculated using the Figure 5. FineAdjustable
-
PDF
amd_functional_datasheet.pdf
based on DDR SDRAM speed. A 64-bit memory system can support up to four DIMMs, each 64-bits wide A 128-bit memory system can support up to eight DIMMs, each 64-bits wide, and must be populated in even numbered pairs as described in
in „Am3 Mainboard Vcore instabil wenn kalt“ · PC Hard- und Software ·
-
PDF
rtl8309sb.pdf
. VDDIO can be supplied with either 2.5V or 3.3V power. Single-chip 9-port 10/100Mbps Switch Controller 83 Track ID: JATR-1076-21 Rev. 1.6 RTL8309SB Datasheet 8.3.10. Broadcast Storm Control After 64 consecutive
-
PDF
datasheet.pdf
which will disable the DMA. 12.3.15 Programmed I/O (NON-DMA) Mode The ECP and parallel port FIFOs can also be operated using interrupt-driven, programmed I/O. Programmed I/O transfers are 1. To the ecpDFifo at 400h and ecpAFifo at 000h 2. From the ecpDFifo located at 400h 3. To / from the tFifo at 400h
in „(Windows/Winbond) CPU Temperatur auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Compaq_Portable_Plus_286_-_Maintenance_and_Service_Guide.pdf
that can be populated with either 64K x 1 RAM chips or 256K x 1 RAM chips. Bank 3 also consists of nine sockets that can be populated either with 64K x 1 RAM chips or 256K x 1 RAM chips. The following chart
-
PDF
ug1091-carrier-card-design.pdf
rails are stabilized. Afterward, PS_POR_L is released and the boot process starts. A carrier card can use PS_POR_L to reset any on-board devices. The carrier card can also force PS_POR_L Low to extend the reset during power on to reset the system at any time. • PS_SRST_C2M_L: The PS_SRST_C2M_L pin connects
-
PDF
PMT_handbook_v4E.pdf
30 to 60 minutes is recommended to en- sure stable operation. The warm-up period should be longer at the initial phase of photomultiplier tube operation, particularly in intermittent operation. After a long period of operation warm-up can be shortened. At a higher anode current the warm-up period can
in „Suche nach geeignetem OpAmp als Impedanzwandler“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
s3esk_authentication.pdf
stop to consider how The Attacker would even find that out that privileged information. Obviously at this stage you must not cheat by looking further into this document or reading the design source files but you can read the MCS file if you like and you can use the NOR FLASH programmer design to write
in „Reverse Engineering verhindern/erschweren“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
fn8271_1_.pdf
6.0V VIN 5.0V R SET 10kΩ 16.2kΩ 20kΩ DO NOT CROSS 5.5V VOUT VIN VOUT 1 U The output voltage accuracy can be improved by maintaining the R N PVIN C C ISL8200AM RSET impedance at V OUTSET (internal SEN1+ ) at or below 1kΩ POWER MODULE effective impedance. Note: the impedance between V and SEN1+ VEN EN VOUT_SET
in „Spannungsregler 5V 10A“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LCD_64128A_LED.pdf
register to display data RAM 1 Data read(from display data RAM to output register) Reset System reset can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred. - Display off - Display start line register becone set by 0.(Z-address 0) While RSTB is low level, no instruction except status read can be accepted. Reset status appears at DB4. After DB4 is low, any instruction can be accepted. The Conditions of power supply at initial power up are shown in table 1. Displaytech Ltd LCD MODULE 64128A
in „Displaytech 64128 mit LPC2119 ansteuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LCD64128A_DIS.pdf
register to display data RAM 1 Data read(from display data RAM to output register) Reset System reset can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred. - Display off - Display start line register becone set by 0.(Z-address 0) While RSTB is low level, no instruction except status read can be accepted. Reset status appears at DB4. After DB4 is low, any instruction can be accepted. The Conditions of power supply at initial power up are shown in table 1. Displaytech Ltd LCD MODULE 64128A
in „64x128 Pixel Display funktioniert nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Micro_turbo_expander_design_for_small_scale_ORC_Te.pdf
at rotor outlet versus rotational speed at variable static pressure drop in the stator and total inlet pressure Thecurvesshowthatthemaximumachievablevalueofefficiencyiscloseto64%, achievable at various
in „Luftzerlegung/Luftverflüssigung auf dem Basteltisch machbar?“ · Offtopic ·
-
PDF
AN96116.pdf
to the CAN bit timing requirements a decreased slew rate implies an increase of the bus node loop delay and thus a lower bus length at a given bit rate or alternatively a lower bit rate at a given bus length.
in „Beschaltung von Rs am CAN-Bus (82C251 Transceiver)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LTC1407CMSE.pdf
the closed-loop bandwidth LT1810: 180MHz GBWP, –90dBc distortion at 5MHz, must be greater than 40MHz to ensure adequate small- unity gain stable, rail-to-rail in and out, 15mA/amplifier, signal settlingfor full throughput rate. If slower opamps16nV/
-
PDF
PCM9574.pdf
J9 * default setting Chapter 2 Installation 15 2.7 Installing DRAM (SODIMMs) 2.7.1 Introduction You can install anywhere from 16 MB to 128 MB of on-board DRAM memory using 16, 32, 64 or 128 MB 144-pin SODIMMs (Small Outline Dual In-Line Memory Modules). 2.7.2 Installing SODIMMs Note: The modules can only
in „16 Pin Postenstecker auf 15pol-Sub-D (Advantech PCM 9574)“ · PC Hard- und Software ·
-
Datei
TECHLIB_APR07_Dir.txt
:\datasheets\pdf_avr 12.03.2007 16:49 <DIR> . 12.03.2007 16:48 <DIR> .. 12.03.2007 16:38 5.924.952 90CAN128_H0506.pdf 12.03.2007 16:38 429.129 90CAN128_H0506s.pdf 12.03.2007 16:38 528.718 90CAN32_64_A0905s.pdf 12.03.2007 16:38 5.714.432 90CAN32_64_B0506.pdf 12.03.2007 16:38 2.937.452 90PWM1_A0606.pdf
in „STK500 CD ISO Image“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
B400_NTC-02_Serie.pdf
TC (°C) (%/K) 2381 640 .....; see note 1 at end of tables (%) 6.159 −40 17.042 8.53 −5.54 255.63 −35 12.993 7.71 −5.31 194.90 −30 10.017 6.92 −5.10 150.26 −25 7.8037 6.17 −4.90 117.06 −20 6.1382 5.44 −4.71 92.07 −15 4.8719 4.74 −4.53 73.08 −10
in „Temperatur Messung mit Mega8 und NTC-Widerstand 4,7k“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
B400_NTC-02_Serie.pdf
TC (°C) (%/K) 2381 640 .....; see note 1 at end of tables (%) 6.159 −40 17.042 8.53 −5.54 255.63 −35 12.993 7.71 −5.31 194.90 −30 10.017 6.92 −5.10 150.26 −25 7.8037 6.17 −4.90 117.06 −20 6.1382 5.44 −4.71 92.07 −15 4.8719 4.74 −4.53 73.08 −10
in „NTC Berechnung nach Steinhart and Hart, 2. Gleichung geht nicht!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ECO7213.pdf
issto measure the reactance between the primary terminals when the secondary is short-circuited. This can be done e.g. with the H.P. Vector Impedance meter. The most accurate result is obtained when the measurement is made at the highest frequency of operation and on the high-ohmic winding. 1998 Mar 23
in „Stackpole Ferrit Kerne für RF Verstärker“ · HF, Funk und Felder ·
-
PDF
tas5504.pdf
data input ports. SDIN4 supports four discrete (stereo) data formats and is capable of inputting data at 64 Fs. 29 SDIN3 DI 5 V Pulldown Serial audio data 3 input is one of the serial data input ports. SDIN3 supports four discrete (stereo) data formats and is capable of inputting data at 64 Fs. 30 SDIN2
in „[V] diverse Bauteile (Fets, BMS-ICs, Motor-Treiber“ · Markt ·
-
PDF
AD811.pdf
time domain response PowerSupplyBypassing characteristics for a closed-loop gain of +2.(The response at Adequate power supply bypassing can be critical when optimiz- other gains is similar.) ing the performance of a high frequency circuit.Inductance in the power supply leads can form resonant circuits
in „2 Spannungen in einer Schaltung“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
SAMA5D2_PTC_Firmware_UG.pdf
delays • ADC_Clock=4 MHz divided by 4xPrsc for programmable delays ADC_clock defines a time base period at Tb=1 µs, 2 µs, 4 µs or 8 µs. It is recommended to keep the ADC_clock at the fastest value at 1 MHz (Tb=1 µs). This can be extended by adding up to 255 CSD PTC cycles, usually at CSD=3 to 10. The fasted
in „Was ist bzw. war Atmel QTouch?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ssd1309.pdf
A8h. The power on reset value is 63 (i.e. 64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. Solomon Systech Jul 2011 P 22/62 Rev 1.1 SSD1309 8.4 Reset
in „Display EA OLED L128-6“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LED_Display_driver_chip_SSD1306_DataSheet.pdf
64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech 8.4 FR
in „Spannungsversorgung Arduino läuft nicht über Vin oder 5V-Pin“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LED_Display_driver_chip_SSD1306_DataSheet.pdf
64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech 8.4 FR
in „SSD1306/1309 Library zum Darstellen von Text auf OLED Displays“ · Projekte & Code ·
-
PDF
SSD1306.pdf
64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech 8.4 FR
in „SH1106 Init-Sequenz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Solomon_Systech_LED_Display_driver_chip_SSD1306.pdf
64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech 8.4 FR
in „Mit Wire.h über I2C auf LCD-Display 1602 zugreifen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Solomon_Systech_LED_Display_driver_chip_SSD1306.pdf
64MUX). • FOSC is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency. SSD1306 Rev 1.5 P 23/64 Aug 2010 Solomon Systech 8.4 FR
in „SSD1306/1309 Library zum Darstellen von Text auf OLED Displays“ · Projekte & Code ·
-
PDF
Microchip_AppNote_00994a.pdf
a typical 0.1% error down to current-sensing element, shunt size, meter rating and 64 µV, or 500:1 dynamic range. For the 5(80)A meter power-consumption goals. A smaller shunt will con- example with a 250 µΩ shunt, choosing G = 8 over a sume less power and require larger gain, but at
in „Strom 10A bis 300A messen mit Tiny26“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
VSC055.pdf
at default frequencies of 26 kHz, 52 kHz, and 104 kHz. Optionally, the PWM outputs can be programmed for three additional frequency ranges of 5.2 kHz, 10.4 kHz, and 20.8 kHz or 1.04 kHz 2.08 kHz, and 4.16
in „Prüfplatine für 400++ I/Os“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
NTCLE100E-SERIES_ENG_TDS.pdf
TEMPERATURES WITH R AT (3.3, 4.7, 6.8) 25 PART NUMBER PART NUMBER PART NUMBER T NTCLE100E3338*** NTCLE100E3478*** NTCLE100E3688*** TCR R/R DUE TO B OPER tol. (°C) RT R T RT (%/K) (%) () () () - 40 45.00 64.09 92.73 -
in „Gaggenau Backofen NTC-Luftfühler defekt“ · Haus & Smart Home ·
-
PDF
NTCLE100E-SERIES_ENG_TDS.pdf
TEMPERATURES WITH R AT (3.3, 4.7, 6.8) 25 PART NUMBER PART NUMBER PART NUMBER T NTCLE100E3338*** NTCLE100E3478*** NTCLE100E3688*** TCR R/R DUE TO B OPER tol. (°C) RT R T RT (%/K) (%) () () () - 40 45.00 64.09 92.73 -
in „Defekt bei Sentiotec Sauna/Infrarotkabinen-Steuerung“ · Haus & Smart Home ·
-
PDF
DRV8825-Datasheet.pdf
–83% 56% 146 54 –86% 51% 149 55 28 –88% 47% 152 56 –90% 43% 155 57 29 15 8 –92% 38% 158 58 –94% 34% 160 59 30 –96% 29% 163 60 –97% 24% 166 61 31 16 –98% 20% 169 62 –99% 15% 172 63 32 –100% 10% 174 64 –100% 5% 177 65 33 17 9 5 –100% 0% 180 66 –100% –5% 183
in „Nano Shield zerstört Nano“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GAL22V10_LAT.pdf
to 3.0V GAL22V10D-4 Output Load Conditions (see figure below) Input Rise and D-4/-5/-7 1.5ns 10% – 90% Test Condition R 1 C L Fall Times D-10/-15/-20/-25 2.0ns 10% – 90% A 50Ω 50pF Input Timing Reference Levels 1.5V B Z toActive High at 1.9V 50Ω 50pF Output Timing Reference Levels 1.5V Z toActive Low
in „Gal & ISP Logik (D-Latch beschreiben)“ · FPGA, VHDL & Co. ·
-
PDF
ATmega8.pdf
illustrates, changing the TOP actively while the Timer/Counter is running in the Phase Correct mode can result in an unsymmetrical output. The reason for this can be found in the time of update of the OCR1x Reg- ister. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies
in „Mikrocontroller und 15'' TFT LCD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Motorola_MC44353_MC44354_MC44355_1998.pdf
and DATA applied after V . RETENTION function description. CCmod Normally, all CC lines will come up at the same time. NotethatV CCA/D andV CCmod mustbeactivatedabove4.5 However, due to the possibility of a Standby V CC to be V for a least 30 msecs before the device can operate applied to the V pin, care
in „Pollin ist pleite :-(“ · Offtopic ·
-
PDF
61WV102416ALL_ISSI_1M_x_16_SRAM_.pdf
CE and OE op- tions When CE is HIGH (deselected), the device assumes a CE power-down standby mode at which the power dissipation can be Fully static operation: no clock or refresh reduced down with CMOS input levels. required TTL compatible inputs and outputs EasymemoryexpansionisprovidedbyusingChipEnable
in „Beschreibung eines Srams Fehler in VHDL-Code?“ · FPGA, VHDL & Co. ·
-
PDF
LT1082.pdf
techniques, it provides excellent AC and DC load and APPLICATIO S line regulation. Telecom5V Supply at 0.7A from–48V An externally activated shutdown mode reduces total 90V Supply at 120mA from15V supply current to 120 A typical for standby operation. All Applications Using LT1072 (See Below for Totallyisolatedandregulatedoutputscanbegeneratedby
in „Boost Converter 2MHz 50V“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
sp10q003-t.pdf
0°C (27.2) 27.4 25°C (26.0) 26.3 40°C (25.2) 25.4 4 VLED: (3.5)V 3.6V 5 ILED: TYP. MAX TYP MAX - (90) 75 90 6 BLED: MIN TYP MIN TYP - (3) 2.0 4.0 7B64PS 2706- CHANGED: TYP SP10Q003-T-2 1.CONTRAST RATIO K=(12) PAGE 6-1/1 K=7 (WITH T/P) K=12 (NO T/P) 7B64PS 2709- SP10Q003-T-2 CHANGED ALL PAGE. PAGE 9-
in „LCD Controller für 640x480 LCD mit mega8515“ · Projekte & Code ·
-
PDF
01_ArchitectureExplorationofHigh-PerformanceFloating-PointFusedMultiply-Add.pdf
generations (e.g., Xilinx Virtex-6 and later). in parallel with the addition. Rounding to the required A(64:0) B(63:0) C(64:0) precision, followed by a conditional one-bit right shift for post-normalization (to compensate for rounding overflow), is performed at the end. Exponent Diff 162 Bit Multiplier Cond
in „Pipeline MAC-Unit: Problem mit Latency“ · FPGA, VHDL & Co. ·
-
PDF
CFAG12864BTMIV.pdf
Non-selecteSelectedConitionn-selected Intensity SelectedWave Conition Conition 100& Non-selectedWave Intensity 10& CrMax Cr=Lon/ Loff 90& 100 Vop DrivingVoltage(V) Tr Tf [positivetype] [positivetype] Conditions: Operating Voltage: Vop Viewing Angle(ð^ý ): 0^ 0 0 Frame Frequency: 64 HZ Driving Waveform: 1/N duty , 1/a bias Definition of
in „avr asm LCD Problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UV1316.pdf
V all other pins − − 70 dB V overloading: 1 dB gain compression 74 81 − dB detuning of oscillator at 80 100 − dB +300 to −1000 kHz PLL lock-out 90 − − dB pulling 10 kHz 68 − − dB tuning system interference: crystalharmonicsinterferencerejection 54 − − dB at IF output divider interference rejection at
in „C-Box 2 Platine von Pollin“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UV1316.pdf
V all other pins − − 70 dB V overloading: 1 dB gain compression 74 81 − dB detuning of oscillator at 80 100 − dB +300 to −1000 kHz PLL lock-out 90 − − dB pulling 10 kHz 68 − − dB tuning system interference: crystalharmonicsinterferencerejection 54 − − dB at IF output divider interference rejection at
in „TV-PLL Tuner Philips FI1216 MK2/1“ · Mikrocontroller und Digitale Elektronik ·