-
Datei
SDRAM_Controller.vhd
phase, then is used to trigger refreshes. constant startup_refresh_max : unsigned(13 downto 0) := (others => '1'); signal startup_refresh_count : unsigned(13 downto 0) := startup_refresh_max-to_unsigned(sdram_startup_cycles,14); -- logic to decide when to refresh signal pending_refresh : std_logic := '
in „XC6SLX16 Spartan 6 Entwicklungsboard“ · FPGA, VHDL & Co. ·
-
PDF
hitachi_55hk6t64u_55293dlb_48hk6t64u_48293dlb_chassis_17mb100-r1_17ips20-r9_sm.pdf
Backlight pin, dimming pin, backlight supply, stby on/off pin BACKLIGHT_ON/OFF pin should be high when the backlight is ON. R23 must be low when the backlight is OFF. If it is a problem, please check Q35 and the panel cables. Also it can be tested in TP310 in main board. 54 Dimming pin should be high
in „Vestel Netzteil“ · Analoge Elektronik und Schaltungstechnik ·
-
Thread
altera quartus II .vhd in .Hex
CASE count1 IS WHEN 0=>led1<="0000"; WHEN 1=>led1<="0001"; WHEN 2=>led1<="0011"; WHEN 3=>led1<="0111"; WHEN OTHERS=>led1<="1111"; END CASE; count1:=count1+1; end if;
Mikrocontroller und Digitale Elektronik ·Bruce G. · ·3 Antworten
-
Datei
SDR_CTRL.vhd
hold_time; state <= read_data after hold_time; end if; end if; case burst_size is -- burst size of 2 when "001" => wait_counter <= 5; -- burst size of 4 when "010" => wait_counter <= 4; -- burst size of 8 or no burst when others => wait_counter <= 0; end case; ------------------------ -- reading data --
-
PDF
Precision_Rectifiers_by_ESP.pdf
Half Wave Rectifier For a low frequency positive input signal, 100% negative feedback is applied when the diode conducts. The forward voltage is effectively removed by the feedback, and the inverting input follows the positive half of the input signal almost perfectly. When the input signal becomes
in „Sinussignal gleichrichten“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LCD_MC57T01G.pdf
V DD.3 V Note 1. FLM,M,CL1,CL2,DISP,D0~D7. Note 2. Ta=25°C Note 3. Make certain you are grounded when handling LCM. 5.2 Environmental Absolute Maximum Ratings Storage Operating Item MIN. MAX. MIN. MAX. Remark Ambient Temperature -20°C 60°C 0°C 50°C Note1,2,3 Humidity Note 4 Note 4 No Condensation 11.76
in „Farb LCD 320x240“ · Markt ·
-
PDF
GD32F3x0_RM_v1.0.pdf
[4:0] is to be compared and all others are ignored 0x6: SSC[5:0] is to be compared and all others are ignored 0x7: SSC[6:0] is to be compared and all others are ignored 0x8: SSC[7:0] is to be compared and all others are ignored 0x9: SSC[8:0] is to be compared and all others are ignored 0xA: SSC[9:0] is to be compared and all others are ignored 0xB: SSC[10:0] is to be compared and all others are ignored 0xC: SSC[11:0] is to be compared and all others are ignored 0xD: SSC
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GD32F3x0_RM_v1.0.pdf
[4:0] is to be compared and all others are ignored 0x6: SSC[5:0] is to be compared and all others are ignored 0x7: SSC[6:0] is to be compared and all others are ignored 0x8: SSC[7:0] is to be compared and all others are ignored 0x9: SSC[8:0] is to be compared and all others are ignored 0xA: SSC[9:0] is to be compared and all others are ignored 0xB: SSC[10:0] is to be compared and all others are ignored 0xC: SSC[11:0] is to be compared and all others are ignored 0xD: SSC
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
LA.vhd
idle; signal dly : integer range 0 to 15 := 0; signal start_sr : std_logic_vector (3 downto 0) := (others=>'0'); signal result : std_logic_vector (3 downto 0) := (others=>'0'); begin -- Startknopf eintakten start_sr <= start_sr(2 downto 0)&START when rising_edge(CLK); process begin wait until rising_edge
-
Thread
ESP32 A1S Eval
* BCLK1/LRCK -> 44100*2*16 / 44100 Obacht ... ein clock cycle goes high and low * means 32 when 32 bits are in a LR word channel * word_size */ ac.SetI2sClock(AC101::BCLK_DIV_16, false, AC101::LRCK_DIV_32, false); ac.SetI2sMode(AC101::MODE_SLAVE); ac.SetI2sWordSize(AC101::WORD_SIZE
These are installed onto the A1S Audio Kit There is a version using AC101 for audio others use the ES8388. Attached is an Arduino file you can use to differ between both boards.
Mikrocontroller und Digitale Elektronik ·Salvus M. · ·173 Antworten
-
PDF
RC_Filter.pdf
dem Kondensator des RC-Glieds 18 signal sum : unsigned(data_width+filter_bits -1 downto 0) := ( others=>’0’); 19 20 -- Mittelwert = hoechstwertige data_width Bits der Summe 21 alias meanvalue : unsigned(data_width -1 downto 0) is sum(sum’left downto filter_bits); 1 22 23 begin 24 25 -- mit jedem Takt
-
Datei
RC_Filter.tex
entspricht dem Kondensator des RC-Glieds signal sum : unsigned(data_width+filter_bits-1 downto 0) := (others=>'0'); -- Mittelwert = hoechstwertige data_width Bits der Summe alias meanvalue : unsigned(data_width-1 downto 0) is sum(sum'left downto filter_bits); begin -- mit jedem Takt von der Summe den alten Mittelwert abziehen und neuen Wert aufaddieren sum <= sum - meanvalue + unsigned(inp) when rising_edge(clk); -- Mittelwert (= linke data_width Bits) ausgeben outp <= std_logic_vector(meanvalue); end architecture behavioral; \end{lstlisting} \end{document}
-
PDF
HRS_SPEC_V10.pdf
permitted (shall equals is required to). The use of the word must is deprecated and shall not be used when stating mandatory requirements; must is used only to describe unavoidable situations. The use of the word will is deprecated and shall not be used when stating mandatory requirements; will is only used
in „Welcher Datentyp ist das?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ESP_Tubes.pdf
numerous phase splitter designs, and each has its place in the world. Some are much better than others, but the ideal circuit depends on many different things. The biggest influence is the type of output valve used - some need far more signal on the control grid than others, and even the bias point
in „EL34 Kathodenwiderstand nachrüsten“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
SMD_Catalog.pdf
device descrip tion is given, which may be sufficient to allow substitution with another device. When describing device characteristics, some terms are implied from the type of device. For example, a voltage specified for a rectifier diode is usually the maximum PIV (pe ak inverse voltage) of the diode
in „Hilfe bei Bauteilsuche für Mainboard“ · PC Hard- und Software ·
-
PDF
bluenrg-2.pdf
Serial0 mode. 101b: Serial2 mode. Refer to the detailed description below. Set some bits of DATA when in GPIO mode without affecting the others (1 bit per IO). 0x3C DATS RW 0x00000000 0: no effect. 1: set at 1 the bit Clear some bits of DATA when in GPIO mode without affecting the others (1 bit per
in „DC/DC-Wandler im ST BlueNRG-2 - Wofür?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LP2950-D.PDF
comparator output should be pulled up to V out (see The LP2950 will remain stable and in regulation when Figure 18). operated with no output load. When setting the output voltage of the LP2951 with external resistors, the resistance 5.0 V values should be chosen to draw a minimum of 1.0 mA. Output 4.75
in „Wie lange hält ein LM1117-5.0 ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
E32-868T20D_Usermanual_EN_v1.5.pdf
specific instructionformat. (plsrefer toparameters settingfor details) When the mode changes from stand-by mode to others, the module will reset itsparameters, during which the Notes AUX keeps low level and then outputs high level after reset completed. It is recommended to
in „LoRa - Punkt-zu-Punkt-Verbindung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
APD5_Install_en_revF.pdf
installed, printing will not function properly. In that case, uninstall and then reinstall APD5. ❏ When using the printer driver for Epson Terminal Printers (laser printer, ink-jet printer and others) or EPSON printer window together with the APD5, installation and uninstallation must be performed in
in „Etikettendrucker - günstige Rollen?“ · PC Hard- und Software ·
-
PDF
LM229_MC3302_LM2901.pdf
TOLERANCING PER ANSI Y14.5M, 1982. 14 8 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN B FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 1 7 5. ROUNDED CORNERS OPTIONAL. INCHES MILLIMETERS A DIM MIN MAX MIN MAX A 0.715 0.770 18.16 19.56 F L B 0.240 0.260 6.10 6.60 C 0.145
in „Eingangssignal Verstärken (mit MC1458P?)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
tps61220.pdf
www.ti.com Feature Description (continued) 10.3.2 Device Enable And Shutdown Mode The device is enabled when EN is driven high, and shut down when EN is low. During shutdown, the converter stops switching and all internal control circuitry is turned off. During shutdown, the input voltage is connected to the
in „TPS61220 Aufbau will nicht laufen“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
sdp_RAM_tb.vhd
0; signal waddr_tb: natural range 0 to 511:= 0; signal data_tb: std_logic_vector(7 downto 0):= (others => '0'); signal we_tb: std_logic:= '0'; signal q_tb: std_logic_vector(7 downto 0) := (others => '0'); signal j: integer :=0; signal i: integer range 0 to 512:=0; -- Clock period definitions constant
in „Dual Clock FIFO in VHDL“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BGA_Breakouts_and_Routing.pdf
Figure 4-21, you can see that significant space is created compared to the space in Figure 4-22. When comparing this to an unshifted matrix of vias, you can get 24% more escape traces out to the edge of the BGA when using minimum spacing. If the ball pads are smaller and 0.6mm as in these examples (
-
PDF
UM10736.pdf
1 to the CLRCTR bit) whenever changing the PRE value. 15:13 - Reserved 16 DOWN_H - This bit is 1 when the H counter is counting down. Hardware sets this bit when the 0 counter limit is reached and BIDIR is 1. Hardware clears this bit when the counter reaches 0 or when the counter is counting down and
in „LPC1549 USB Virtual COM-Port“ · Mikrocontroller und Digitale Elektronik ·
-
Thread
Wie viele States sollte ein FSM haben?
dann der Synthesizer wieder komplett anders implementiert. > Kann man auch anders erreichen ('when others'). Synthesizer ignorieren den 'when others' Pfad (kann ich definitiv bestätigen für Synplify). Ist auch so dokumentiert bzw. wird als Warnung ausgegeben. Um das gewünschte Ziel zu erreichen
> erwähnten Pragmas zur Verfügung. Ja stimmt, wenn der 'when others state' als nicht erreichbar erkannt wird und keine Attribute für die Synthese gesetzt sind. Ich habe auch schon gesehen, dass der 'when others state' im Reset gesetzt wird, um die Erreichbarkeit
FPGA, VHDL & Co. ·Pepe · ·30 Antworten
-
PDF
BTS7960_v1.1_2004-12-07.pdf
1 GND - Ground 2 IN I Input Defines whether high- or lowside switch is activated 3 INH I Inhibit When set to low device goes in sleep mode 4,8 OUT O Power output of the bridge 5 SR I Slew Rate The slew rate of the power switches can be adjusted by connecting a resistor between SR and GND 6 IS O Current
in „H-Brücke für Gleichstrommotor 24V 5A“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
ALU.vhd
downto 0)); end ALU; architecture Behavioral of ALU is begin Y <= signed(resize(A,8)) + resize(B,8) when op="00" else signed(resize(A,8)) + resize(B,8) + resize(B,8) when op="01" else signed(resize(A,8) + resize(A,8)) - resize(B,8) when op="10" else (others=>'0'); end Behavioral;
in „Gray Code und Zweierkomplement Addition“ · FPGA, VHDL & Co. ·
-
Datei
Rechenwerk.vhd
to_integer(unsigned(A)); x<= to_integer(signed(B)); begin werk:process(A,B,clk,mode) begin case mode is when "00" => y<=t+x; when "01" => y<=t+2*x; when "10" => y<=2*t-x; when others => null; end case mode; if y>= 0 and y<=10 then gr<='1'; ge<='0'; rt<='0'; elsif y>=11 and y<=20 then gr<='0'; ge<='1'; rt<=
in „Gray Code und Zweierkomplement Addition“ · FPGA, VHDL & Co. ·
-
Datei
DEC7S.vhd
"0101" => help := "10110110"; -- 5 when "0110" => help := "10111110"; -- 6 when "0111" => help := "11100000"; -- 7 when "1000" => help := "11111110"; -- 8 when "1001" => help := "11110110"; -- 9 when "1010" => help := "11101110"; -- A when "1011" => help := "00111110"; -- B when "1100" => help := "10011100"; -- C when "1101" => help := "01111010"; -- D when "1110" => help := "10011110"; -- E when "1111" => help := "10001110"; -- F when others => help := "00000000"; end case
in „Gray Code und Zweierkomplement Addition“ · FPGA, VHDL & Co. ·
-
PDF
BC547_datasheet.pdf
DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION
in „Frage zur Berechnung von Basiswiderstand BC547B mit Motor 5V“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DMG1024UV.pdf
does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume T all risks of such use and will agree to hold Diodes Incorporated and all the companies whose
in „MOSFET Ersatztypen für DMG1024 u. DMG1023 gesucht“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DMG1023UV.pdf
does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products
in „MOSFET Ersatztypen für DMG1024 u. DMG1023 gesucht“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
GD32F103xx_Datasheet_V2.5.pdf
mode including the 16 external lines, the RTC alarm, the LVD outpUSB Wakeup and Ethernet Wakeup . When exiting the deep-sleep mode, the IRC8M is selected as the system clock. Standby mode In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are
in „Unterschiede CS32F103C8T6 und STM32F103C8T6“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny212_40001911A.pdf
when counter reaches TOP 8-bit PWM Mode Set when the counter reaches CCH 21.5.6 Status Name: STATUS Offset: 0x07 Reset: 0x00 Property: - Bit 7 6 5 4 3 2 1 0 RUN Access R Reset 0 Bit 0 – RUN: Run When the
in „Neue 8-Bit Tinys vorgestellt: 417/814/816/817“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
p5.pdf
DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL
in „BDX33C zur LED Steuerung wird heiß“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
0046274001518549145.pdf
dimming operation) Note : 1. Min. dimming level is about 6% and the output current is not defined when 0%< Iout<6%. Dimming input:Additive resistance 2. The output current could drop down to 0% when dimming input is about 0kΩ or 0Vdc, or 10V PWM signal with 0% duty cycle. 3. Please do not activate”temperature
in „PWM-Signal 24V 500Hz wandeln in 10V PWM“ · Haus & Smart Home ·
-
PDF
uwe-100-120.pdf
output polarity. disabled when the On/Off Control is pulled low. Minimum Output Loading Requirements Negative-logic devices (“N”suffix) are off when the On/Off Control is open (or UWE converters employ a synchronous-rectifier design
in „DC DC Konverter schwingt auf PWM-Frequenz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Intel_4_Wire_PWM_Spec.pdf
the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2003-2005, Intel Corporation 2 Contents 1 Introduction .........................................................................................................................7 1.1 Overview
in „PC-Lüfter mit Netzteil betreiben“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
ch552_keil.h
and external interrupt control sbit TF1 = TCON^7; // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine sbit TR1 = TCON^6; // timer1 run enable sbit TF0 = TCON^5; // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine sbit TR0 = TCON^4; // timer0 run enable sbit IE1 = TCON^3; // INT1 interrupt flag, auto cleared when MCU enter interrupt routine sbit IT1 = TCON^2; // INT1 interrupt type: 0=low level action, 1=falling edge action sbit IE0 = TCON^1; // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
in „uC für 0,20€ CH552 / CH554 von WCH Billig Micro mit USB Funktion, Chip vorstellung“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
ch552_SDCC.h
external interrupt control __sbit __at (0x88+7) TF1; // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine __sbit __at (0x88+6) TR1; // timer1 run enable __sbit __at (0x88+5) TF0; // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine __sbit __at (0x88+4) TR0; // timer0 run enable __sbit __at (0x88+3) IE1; // INT1 interrupt flag, auto cleared when MCU enter interrupt routine __sbit __at (0x88+2) IT1; // INT1 interrupt type: 0=low level action, 1=falling edge action __sbit __at (0x88+1) IE0; // INT0 interrupt flag, auto cleared when MCU enter
in „uC für 0,20€ CH552 / CH554 von WCH Billig Micro mit USB Funktion, Chip vorstellung“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
FT2232H_minimal_A.vhd
FT2232H------------------------------------------------- signal counter: unsigned(8 downto 0):=(others => '0'); signal new_burst: std_logic:='0'; signal fifo_miss: unsigned(3 downto 0):=(others => '0'); type fsm_fifo_type is(fifo_reset, fifo_check, fifo_write, fifo_wait); signal fsm_fifo: fsm_fifo_type
-
PDF
rfm63dw.PDF
register, with the exception of Fifo_threshold : • /Fifoempty: /Fifoempty interrupt source is low when byte 0, i.e. whole FIFO, is empty. Otherwise it is high. Note that when retrieving data from the FIFO, /Fifoempty is updated on NSS_DATA falling edge, i.e. when /Fifoempty is updated to low state the
in „JDY-40 ein neuer Geniestreich aus China?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TOP222Y.pdf
asshowninFigure5(a). Duringnormal thecontrolcurrentincreases,thedutycycledecreases. Aclock operation (when the output voltage is regulated) feedback signal from the oscillator sets a latch which turns on the output control current supplies the V Cupply current. The shunt MOSFET. The pulse width modulator
in „Voltcraft SPS-1540 PFC defekt - Reparaturhilfe benötigt“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
snoa600b.pdf
...............................................12................... 11 Response of Boosted LF411 When 10V Pulse Applied to Circuit Inpu...................................13...... 12 300V Output Booster Circui.........................................................................14.................
in „opv-schaltung mit 0-20mA Ausgang“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
CH552.H
and external interrupt control sbit TF1 = TCON^7; // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine sbit TR1 = TCON^6; // timer1 run enable sbit TF0 = TCON^5; // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine sbit TR0 = TCON^4; // timer0 run enable sbit IE1 = TCON^3; // INT1 interrupt flag, auto cleared when MCU enter interrupt routine sbit IT1 = TCON^2; // INT1 interrupt type: 0=low level action, 1=falling edge action sbit IE0 = TCON^1; // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
in „uC für 0,20€ CH552 / CH554 von WCH Billig Micro mit USB Funktion, Chip vorstellung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
uPD6126A.PDF
Whether or not to output the carrier can be selected by the MSB for the timer register block. Set “1”, when outputting the carrier, or “0”, when not outputting the carrier. If all the down counter bits become “0”, when outputting the carrier, the carrier output will be stopped. When not outputting the carrier
in „Chinesische IC und ihre Verwandschaft“ · Mikrocontroller und Digitale Elektronik ·
-
Thread
VHDL-SPI implementierung
Laenge --> alle Bits uebertragen signal tx_reg : std_logic_vector(Laenge-1 downto 0) := (others=>'0'); signal rx_reg : std_logic_vector(Laenge-1 downto 0) := (others=>'0'); begin ------ Verwaltung -------- process begin wait until rising_edge(CLK); MOSI <= tx_reg
: : proces begin wait until rising_edge(clk); case state is when IDLE => if ... then : : state <= CALC; end if; when CALC => : : when READY => state <= IDLE; end
FPGA, VHDL & Co. ·VHDL-Frage · ·26 Antworten
-
PDF
lmc7660.pdf
limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note (1) under Electrical Characteristics for conditions. (2) If Military/Aerospace specified devices are required, please contact the
in „LM7660 mit 4,7µF statt 10µF geht das auch?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Bachelor_EDM_Freyermuth_Oliver_2010-pdf.pdf
( timeres+2))+1 downto & ,→i ∗( timeres+2)) <= "01" ; 21 when "1100" => data_out (( i ∗( timeres+2))+1 downto & ,→i ∗( timeres+2)) <= "10" ; 22 when "1000" => data_out (( i ∗( timeres+2))+1 downto & ,→i ∗( timeres+2)) <= "11" ; 23 when "0000" => data_ok:= false ; s2m( i ) . lastsig <= ’0 ’; 24 when others => data_error ( i ) <= ’1 ’; data_ok:= false ; 25 end case ; 26 −− Acknowledge−Signal für Trigger ( asynchron !) 27 i f ( trigger_cl = ’1 ’) then 28 trigger_ack <= ’1 ’; 29 data_ok:=true ; 30
in „Laser-FPGA-Entfernungsmesser-Bastelarbeit - Blödsinn?“ · FPGA, VHDL & Co. ·
-
PDF
ax50424_ds_v1_3.pdf
until it detects a user programmable bit pattern (called the preamble) in the receive bit-stream. When it detects the preamble, it aligns the de- serialization to it. The preamble can be between 4 and 32 bits long. The data to be matched must be written to the PATTERN registers. Version 1.3 Datasheet
in „WetterDirekt Wetterstation Basteleien“ · HF, Funk und Felder ·