-
PDF
STM32F407VGT6.pdf
register (RCC_AHB1LPENR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187 Doc ID 018909 Rev 6 5/1710 39 Contents RM0090 6.3.16 RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „ARM Controller "richtig" programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM32F407VGT6.pdf
register (RCC_AHB1LPENR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187 Doc ID 018909 Rev 6 5/1710 39 Contents RM0090 6.3.16 RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32F4 pointer Frage“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S32K-RM.pdf
Than MAX_FL Bytes and Bad CRC Statistic Register (ENET_RMON_R_JAB)....... 2053 57.5.71 Reserved Statistic Register (ENET_RMON_R_RESVD_0).......................................................................
-
PDF
sh7020.pdf
Equivalent Circuit Table 7.2 Crystal Resonator Parameters Frequency (MHz) Parameter 2 4 8 12 16 20 Rs max [Ω] 500 120 80 60 50 40 Co max [pF] 7 7 7 7 7 7 Value to be determined (TBD) 7.2.2 External Clock Input An external clock signal can be input at the EXTAL pin as shown in figure 7.6. The XTAL pin should
in „welche GPS-Maus ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GIMP_Handbuch_de.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 325 10.3.18.Max RGB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 326 10.3.19.Semi-Flatten . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327
in „Wie zwei Bilder wie Folien übereinanderlegen ?“ · PC Hard- und Software ·
-
Datei
DeviceList.txt
2716B 2732 2732A 2732B M5L2764 M5L27128 M5L27128K M5M27C128K M5M27C256 M5M27512K MXIC========== nos=8 MAX2716 MX2716A MX2716B MX2732 MX2732A MX2732B MX27256 MX512 NEC========== nos=27 D2716 D2716A D2716B D2732 D2732A D2732B D2764 27C64A D27128 D27C128 D27C256 D27C256AP D27C256K D27C256AK D27C256P D27C512
in „[V] Genius G540 EPROM/Flash/uC Programmer (USB)“ · Markt ·
-
PDF
ps42p3sx_ch._d58a.pdf
CONPENSA 616 PC TTX Contrast offset 00 BLUE CONPENSA 616 -------------------------------------- NR SCALE MAX 64 WTE GAIN 58 R GAIN 127 127 NR SCALE MIN 18 RAST VSIZE 1023 G GAIN 127 127 DE GAIN COR 03 RAST HSIZE 895 B GAIN 127 127 DE GAIN CLIP (90/90/60) SHARP OFFSET 17 R,CR OFFSET 54 63 CE UPPER 240 CLK DLY
in „Netzteil prüfen wie stelle ich das richtig an?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
PIC16F1939.pdf
Period Register, Prescaler and Postscaler • Two Capture, Compare, PWM Modules (CCP): - 16-bit Capture, max. resolution 125 ns - 16-bit Compare, max. resolution 125 ns - 10-bit PWM, max. frequency 31.25 kHz • Three Enhanced Capture, Compare, PWM modules (ECCP): - 3 PWM time-base options - Auto-shutdown and
in „MPLAB delay und xtalfreq richtig benutzen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Reference_Manual.pdf
. 186 5.1.1 Independent analog peripherals supply . . . . . . . . . . . . . . . . . . . . . . . . 187 5.1.2 USB transceivers supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 5.1.3 Battery backup domain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32G474RE UART“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
_ATSAMD20E18A-MU.pdf
bit group has no effect when the Automatic Amplitude Gain Control is active. GAIN[2:0] Recommended Max Frequency 0x0 2MHz 0x1 4MHz 0x2 8MHz 0x3 16MHz 0x4 30MHz 0x5-0x7 Reserved Bit 7 – ONDEMAND On Demand Control The On Demand operation mode allows an oscillator to be enabled or disabled, depending on
in „Exposed Pad anschließen? (ATSAMD20E18A-MU und ELMOS E981.03)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . 185 6.4.4 PLL configuration register (RCC_PLLCFGR) . . . . . . . . . . . . . . . . . . . 187 6.4.5 PLLSAI1 configuration register (RCC_PLLSAI1CFGR) . . . . . . . . . . . 190 6.4.6 Clock interrupt enable register (RCC_CIER) . . . . . . . . . . . . . . . . . . . . 193 6.4.7 Clock interrupt flag
in „ADC differential mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . 185 6.4.4 PLL configuration register (RCC_PLLCFGR) . . . . . . . . . . . . . . . . . . . 187 6.4.5 PLLSAI1 configuration register (RCC_PLLSAI1CFGR) . . . . . . . . . . . 190 6.4.6 Clock interrupt enable register (RCC_CIER) . . . . . . . . . . . . . . . . . . . . 193 6.4.7 Clock interrupt flag
in „Offset Data alignment“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . 185 6.4.4 PLL configuration register (RCC_PLLCFGR) . . . . . . . . . . . . . . . . . . . 187 6.4.5 PLLSAI1 configuration register (RCC_PLLSAI1CFGR) . . . . . . . . . . . 190 6.4.6 Clock interrupt enable register (RCC_CIER) . . . . . . . . . . . . . . . . . . . . 193 6.4.7 Clock interrupt flag
in „DMA one shot mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
64F3048F16-Hitachi.pdf
Functional Overview....................................................................................... 187 8.1.4 Input/Output Pins............................................................................................ 188 8.1.5 Register Configuration..................................................
in „CPU Melkanlage auslesbar? 64F3059F16“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Funkschau_Inhalt_1980-1990.pdf
Grenier, Jean 89/22/114 Griess, Wolfdieter 89/25/98 Grobe, Rainer 90/3/88 Gross, Peter 88/17/87 Grundig, Max 88/4/88 Grundig, Max 90/1/80 Guhl, Detlef 90/10/97 Guigonis, Jaques 89/13/91, 89/16/88 Günther, Dr. Godehard 88120177 Gutberlet, Heiner 90/3/88 Haag, Dipl.-Volkswirt Kurt 90/7/90 Haag, Kurt 89/7/90
-
PDF
rm0444-stm32g0x1-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
. . 186 5.4.7 Clock interrupt flag register (RCC_CIFR) . . . . . . . . . . . . . . . . . . . . . . 187 RM0444 Rev 5 5/1390 38 Contents RM0444 5.4.8 Clock interrupt clear register (RCC_CICR) . . . . . . . . . . . . . . . . . . . . . 189 5.4.9 I/O port reset register (RCC_IOPRSTR) . . . . . . . . . . .
in „Problem mit Clock Configuration beim STM32G031“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
xc2200_um_v2.1_2008_08_vol2per.pdf
Input Signal Limits System Clock = 10 MHz Input GPT1 Input System Clock = 40 MHz Frequ. Divider Phase Max. Input Min. Level Factor BPS1 Duration Max. Input Min. Level Frequency Hold Time Frequency Hold Time 1.25 MHz 400 ns GPT/8 01 B 4 × GPT 5.0 MHz 100 ns 625.0 kHz 800 ns GPT/16 00 B 8 × GPT 2.5 MHz 200
in „Schlechte Datenblätter von Infineon (CAN)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
4620.pdf
TIME-OUT TOST OST TIME-OUT TPLL PLL TIME-OUT INTERNAL RESET Note: TOST= 1024 clock cycles. TPLL≈ 2 ms max. First three stages of the PWRT timer. 2004 Microchip Technology Inc. Preliminary DS39626B-page 47 PIC18F2525/2620/4525/4620 4.6 Reset State of Registers Table 4-4 describes the Reset states for all
in „SPI master/slave - schreib/lese befehle ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mikrocontroller-PIC18F2420.pdf
8 Internal Data Bus Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale. DS39631E-page 124 © 2008 Microchip Technology Inc. PIC18F2420/2520/4420/4520 11.3 Prescaler 11.3.1 SWITCHING PRESCALER ASSIGNMENT An 8-bit counter is available as a prescaler for the Timer0
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Teileliste-04-18-2233.html
3.948cm; " class="ce7"><p>SO-16</p></td><td style="text-align:left;width:3.731cm; " class="ce7"><p>MAX 232 ECSE</p></td><td style="text-align:left;width:2.776cm; " class="ce7"> </td><td style="text-align:left;width:3.157cm; " class="ce7"> </td><td style="text-align:right; width:1.879cm; " class="ce7"
in „Bauelemente abzugeben“ · Markt ·
-
PDF
pic18f2320.pdf
Up to 2 Capture/Compare/PWM (CCP) modules: - Sleep: CPU off, peripherals off - Capture is 16-bit, max. resolution is 6.25CY/16) Power Consumption modes: - Compare is 16-bit, max. resolution is 100 CY )T - PRI_RUN: 150 µA, 1 MHz, 2V - PWM output: PWM resolution is 1 to 10-bit - PRI_IDLE: 37 µA, 1 MHz
in „I2C-Bus Collision“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18F46J11_39932D.pdf
hardware integrity checking and • Tunable Internal Oscillator (31 kHz to 8 MHz, ±0.15% Typical, ±1% Max). safety interlocks prevent unintentional • 4x PLL Option configuration changes • Hardware Real-Time Clock and Calendar (RTCC): • Secondary Oscillator using Timer1 @ 32 kHz • Fail-Safe Clock Monitor
in „PIC18F46J11 und RTC. Quarz nötig? Anfängerfrage Übersicht verloren ;-(“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM8_Programming_Manual.pdf
by software. However, trigger mode can set the CEN bit automatically by hardware. DocID14587 Rev 12 187/595 256 16-bit advanced control timer (TIM1) RM0016 17.7.2 Control register 2 (TIM1_CR2) Address offset: 0x01 Reset value: 0x00 7 6 5 4 3 2 1 0 Reserved MMS[2:0] Reserved COMS Reserved CCPC r rw rw
in „STLINK V2 und China Boards“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
G32trust.asm
, [esp+uID] push esi mov esi, [esp+4+hInstance] push edi mov edi, ds:LoadStringA push 84h ; nBufferMax push offset Buffer ; lpBuffer push eax ; uID push esi ; hInstance call edi ; LoadStringA push 84h ; nBufferMax push offset Text ; lpBuffer mov ecx, [esp+10h+arg_4] push ecx ; uID push esi ; hInstance
in „Wer kann mir eine ASM File compelieren“ · Softwareentwicklung ·
-
PDF
tFXKSKyORc24h2V2.pdf
8 TOUCH PCB ASS'Y 704-MC7K-B185 2 9 IO-MAIN PCB ASS'Y 704-MC7K-B186 1 10 PHONE PCB ASS'Y 704-MC7K-B187 1 11 XFADER CONTOUR PCB ASS'Y 704-MC7K-B188 1 12 MIC PCB ASS'Y 704-MC7K-B189 1 13 TFT DISPLAY L ASS'Y 704-MC7K-B243 1 14 TFT DISPLAY R ASS'Y 704-MC7K-B244 1 13-1 TFT DISPLAY L PCB ASS'Y 704-MC7K-B184
in „Risiko | Nicht?“ · Offtopic ·
-
PDF
rej09b0101_16c29hm_2_.pdf
2007 page 36 of 458 REJ09B0101-0112 M16C/29 Group 5. Resets VCC ROC td(P-R) More than td(ROC) RESET Max. 2 ms CPU clock: 28 cycles CPU clock FFFFC16 Content of reset vector Address FFFFE16 Figure 5.2 Reset Sequence ____________ Table 5.1 Pin Status When RESET Pin Level is “L” Pin name Status P0 to P3,
in „Zeitproblem bei Softwarepwm“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avrdude_out.txt
Size #Pages MinW MaxW ReadBack ----------- ---- ----- ----- ---- ------ ------ ---- ------ ----- ----- --------- hfuse 0 0 0 0 no 1 0 0 9000 9000 0x00 0x00 Block Poll Page Polled Memory Type Mode Delay Size Indx Paged Size
in „avrdude braucht lange zum Beenden (Linux)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
slau144i.pdf
request is pending when the interrupts are enabled. SLAU144I–December 2004–Revised January 2012 CPUX 187 Submit Documentation Feedback Copyright © 2004–2012, Texas Instruments Incorporated Instruction Set Description www.ti.com 4.6.2.21 INC * INC[.W] Increment destination * INC.B Increment destination
in „Anfängerprogramm TimerA MSP430“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
siplace-s27hm.pdf
a maximum height of 6 mm and, with the 6-segment collect&place head (S-27 HM), on components to a max. of 8.5 mm. The transport height can be set to allow the machines to be integrated into lines with 830, 900, 930 or 950 mm transport height. Communication between the PCB conveyors of the individual
in „Siplace 80 Potentialverteiler“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
report_all.txt
N23 has no load. INFO:LIT:395 - The above info message is repeated 669 more times for the following (max. 5 shown): N24, N25, N26, N27, N28 To see the details of these info messages, please use the -detail switch. INFO:MapLib:562 - No environment variables are currently set. INFO:LIT:244 - All of the single
in „Place and Route partially locked IO bus“ · FPGA, VHDL & Co. ·
-
PDF
MC9S12XF512.pdf
pin released ) ) ) SYSCLK ( ( ( 128+n cycles 64 cycles possibly with n being possibly SYSCLK min 3 / max 6 RESET not cycles depending on internal driven low running synchronization externally delay 2.5.1.1 Clock Monitor Reset The S12XECRG generates a Clock Monitor Reset in case all of the following conditions
in „Wie oft kann ein µC programmiert werden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
pin released ) ) ) SYSCLK ( ( ( 128+n cycles 64 cycles possibly with n being possibly SYSCLK min 3 / max 6 RESET not cycles depending on internal driven low running synchronization externally delay 2.5.1.1 Clock Monitor Reset The S12XECRG generates a Clock Monitor Reset in case all of the following conditions
in „Probleme beim Ansteuern eines EEPROM über SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
slau144j.pdf
R5 <= F,FFFFh. C = 1 ... ; No, R5 < 12345h. Continue SLAU144J–December 2004–Revised July 2013 CPUX 187 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated Instruction Set Description www.ti.com 4.6.2.25 JEQ, JZ JEQ Jump if equal JZ Jump if zero Syntax JEQ label JZ label
in „MSP430 Gleitkommazahl in Flash speichern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
family_guide.pdf
R5 <= F,FFFFh. C = 1 ... ; No, R5 < 12345h. Continue SLAU144J–December 2004–Revised July 2013 CPUX 187 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated Instruction Set Description www.ti.com 4.6.2.25 JEQ, JZ JEQ Jump if equal JZ Jump if zero Syntax JEQ label JZ label
in „MSP430 Output nur auf zwei von vier Pinnen möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
only if the device is not code-protected. © 2008 Microchip Technology Inc. Preliminary DS61143E-page 187 PIC32MX3XX/4XX REGISTER 9-8: CHEW3 : CACHE WORD 3 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEW3<31:24> bit 31 bit 24 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEW3<23:16> bit 23 bit 16
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·