Gast
#1065406
Ich habe versucht ein Shared Dual Port RAM zu implementieren. Ist mir leider nicht gelungen. Wo sind die Fehler ? Started : "Create Schematic Symbol". Compiling vhdl file "D:/EDA Design/Xilinx ISE Projekte/Finished Projects/SharedRAM/DualPortRAM/DualPortRAM.vhd" in Library work. Entity <dual_port_ram> compiled. ERROR:HDLParsers:164 - "D:/EDA Design/Xilinx ISE Projekte/Finished Projects/SharedRAM/DualPortRAM/DualPortRAM.vhd" Line 32. parse error, unexpected IDENTIFIER ERROR:HDLParsers:164 - "D:/EDA Design/Xilinx ISE Projekte/Finished Projects/SharedRAM/DualPortRAM/DualPortRAM.vhd" Line 35. parse error, unexpected END tdtfi(vhdl) completed successfully. Process "Create Schematic Symbol" completed successfully