-
PDF
AN1040-D.PDF
compounds are a formulation of fine zinc or other conductive particles in a silicone oil or other synthetic base Surface Treatment fluid which maintains a grease–like consistency with time Many aluminum heatsinks are black–anodized to and temperature. Since some of these compounds do not improve radiation
in „Welches Transistorgehäuse ist am besten zu kühlen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
edk10_ctt.pdf
For more information about this process, see Appendix A, “Embedded Submodule Design with ISE.” ♦ Synthesizes the design using Xilinx Synthesis Technology (XST). ♦ Produces a netlist file. More information about PlatGen is available in the “Platform Generator (PlatGen)” chapter in the Embedded System Tools
-
PDF
datasheet.pdf
is based on a specific dual band chip including : • Low-if Receiver • Dual RF (Radio Frequency) synthesizer • Digital if to Baseband Converter • Offset PLL (Phase Lock Loop) transmitter • 1 (logarithmic) Power Amplifier (PA) controller • Dual band (Power Amplifier (PA) module 1.2.2 Baseband functionalities
in „[Hinweis] Kostenlose Datenverbindung fürs Handy“ · Markt ·
-
PDF
at91rm9200.pdf
obtain an opti- mal system with the AT91RM9200 processor. Table 15-2. Reset Controller Functions Synthesis Feature Description Power Supply Monitoring Overlaps the transient state of the system during power-up/down and brownout. Reset Active Timeout Period Overlaps the start-up time of the boot-up oscillator
in „S1D113513 + AT91RM9200“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
lse_log.txt
Synthesis and Ngdbuild Report synthesis: version Diamond (64-bit) 3.8.0.115.3 Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved. Copyright (c) 1995 AT&T Corp. All rights reserved. Copyright (c) 1995
in „FlipFlop initial value bei MachXO2?“ · FPGA, VHDL & Co. ·
-
Datei
CAPTURE.TXT
physically tagged, 4-way, linesize 32 bytes. Primary data cache 32kB, 4-way, linesize 32 bytes. Synthesized TLB refill handler (20 instructions). Synthesized TLB load handler fastpath (32 instructions). Synthesized TLB store handler fastpath (32 instructions). Synthesized TLB modify handler fastpath (
in „Plunder von Pollin:WMDR-143N“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
FT800_commands.c
0x00); /* turn recorded audio volume down */ /* ft800_memWrite8(REG_VOL_SOUND, 0xff); */ /* turn synthesizer volume on */ ft800_memWrite8(REG_VOL_SOUND, 0x00); /* turn synthesizer volume off */ ft800_memWrite16(REG_SOUND, 0x6000); /* set synthesizer to mute */ ft800_memWrite32(FT_RAM_DL, DL_CLEAR_RGB);
-
Datei
report.txt
clk_ip_arty.vds # Journal file: C:/Users/test/Desktop/24BitAnLV/23.02LV.runs/synth_1\vivado.jou #----------------------------------------------------------- source clk_ip_arty.tcl -notrace Command: synth_design -top clk_ip_arty -part xc7a35tcsg324-1 Starting synth_design Attempting
-
Datei
FT8_preview.h
ULAW_SAMPLES 1UL /* 8bit ulaw samples */ #define FT8_ADPCM_SAMPLES 2UL /* 4bit ima adpcm samples */ /* Synthesized sound */ #define FT8_SILENCE 0x00 #define FT8_SQUAREWAVE 0x01 #define FT8_SINEWAVE 0x02 #define FT8_SAWTOOTH 0x03 #define FT8_TRIANGLE 0x04 #define FT8_BEEPING 0x05 #define FT8_ALARM 0x06 #define
-
Datei
rfm12.c
RF_SetRX() { disable_interrupts(GLOBAL); RF_Init_SPI(); RF_CMD(0x82C8); //Receiver Chain einschalten, Synth aus. RF_GetStatus(); // !!! Status holen, sonst klappt es nicht !!! EXT_INT_EDGE(1,H_TO_L); // INT1 fallende Flanke clear_interrupt(INT_EXT1); // Flag löschen RF_FIFO_State = 0; f_RX_FirstByte = 1;
in „RFM12b an Atmega168 - Empfangsprobleme“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
miniDDS.asm
************************************************************* ; ;Description ; ; Poor-mans DDS Synthesizer ; ; Author = Jesper Hansen ; Target = AT90S2313 ; Date = 2001-02-15 ; ; Code is written for use with AVR-GCC in assembler mode ; flag: -x assembler-with-cpp ; ; ; PB0..7 = D/A Data out ; ; PD0 RXD
in „Atmel Studio 7: Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
faq_15.txt
lost after a new invocation of LTspice. Q: The newer versions of LTspice never have the circuit synthesizer in the menu "File -> Switch Selector Guide". Where is it now? A: This circuit synthesizer has been removed because it's not updated since a long time. LTC is working on a alternative solution. In
in „Zusammenkopieren von funktionierende schaltungsteilen bringt fehlermeldung bei LTspice“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
auswertung.txt
KiCad: 1 :: 6A66 (Gast) -> Altium Designer 10: 0 -> Altium Designer 14: 1 :: Henning Kleen (Firma: CoSynth GmbH & Co. KG) (thehawk) -> DesignSpark PCB: 1 -> Designspark: 1 :: Meister Eder (edson) -> Eagle 5.x: 1 -> Eagle 4.x: 1 :: René Z. (dens) -> Eagle 5.x: 2 -> Eagle 6.x: 2 -> Multisim: 1 -> Altium Designer
-
Datei
FT800.h
FT_ULAW_SAMPLES 1UL // 8bit ulaw samples #define FT_ADPCM_SAMPLES 2UL // 4bit ima adpcm samples // Synthesized sound #define FT_SILENCE 0x00 #define FT_SQUAREWAVE 0x01 #define FT_SINEWAVE 0x02 #define FT_SAWTOOTH 0x03 #define FT_TRIANGLE 0x04 #define FT_BEEPING 0x05 #define FT_ALARM 0x06 #define FT_WARBLE
-
Datei
FT800_commands.c
REG_VOL_PB, 0x00); // turn recorded audio volume down // ft800_memWrite8(REG_VOL_SOUND, 0xff); // turn synthesizer volume on ft800_memWrite8(REG_VOL_SOUND, 0x00); // turn synthesizer volume off ft800_memWrite16(REG_SOUND, 0x6000); // set synthesizer to mute ft800_memWrite32(FT_RAM_DL, DL_CLEAR_RGB); ft800_memWrite32
-
Datei
lx9_FT245_0.vhd
library ieee; use ieee.std_logic_1164.all; use IEEE.numeric_std.all; -- synthesis translate_off LIBRARY XilinxCoreLib; -- synthesis translate_on library unisim; use unisim.vcomponents.all; entity lx9_FT245 is port( CLK: in std_logic; D: inout std_logic_vector(7 downto 0); RXF:
in „FPGA zum PC über USB, FX2 oder FT2232H?“ · FPGA, VHDL & Co. ·
-
Datei
lx9_FT245_0.vhd
library ieee; use ieee.std_logic_1164.all; use IEEE.numeric_std.all; -- synthesis translate_off LIBRARY XilinxCoreLib; -- synthesis translate_on library unisim; use unisim.vcomponents.all; entity lx9_FT245 is port( CLK: in std_logic; D: inout std_logic_vector(7 downto 0); RXF:
in „FPGA zum PC über USB, FX2 oder FT2232H?“ · FPGA, VHDL & Co. ·
-
Datei
TopLevel1v01.v
cntr100[0] ; assign LED3=cntr100[0] ; // force usage of CLK_50 wire dump_50 ; reg dump_50Reg /* synthesis syn_noprune */; always @(posedge clk_50) begin dump_50Reg <= dump_50Reg + 1'b1 ; end wire eocPulse ; //********************************************************* // Variante 1 results in timing violation
in „ADC vom MAX10 erzeugt Timing Violation“ · FPGA, VHDL & Co. ·
-
Datei
eve.cpp
REG_VOL_PB, 0x00); // turn recorded audio volume down // ft800_memWrite8(REG_VOL_SOUND, 0xff); // turn synthesizer volume on ft800_memWrite8(REG_VOL_SOUND, 0x00); // turn synthesizer volume off ft800_memWrite16(REG_SOUND, 0x6000); // set synthesizer to mute ft800_memWrite32(FT_RAM_DL, DL_CLEAR_RGB); ft800_memWrite32
-
Datei
eve.cpp
REG_VOL_PB, 0x00); // turn recorded audio volume down // ft800_memWrite8(REG_VOL_SOUND, 0xff); // turn synthesizer volume on ft800_memWrite8(REG_VOL_SOUND, 0x00); // turn synthesizer volume off ft800_memWrite16(REG_SOUND, 0x6000); // set synthesizer to mute ft800_memWrite32(FT_RAM_DL, DL_CLEAR_RGB); ft800_memWrite32
-
Datei
eve.cpp
REG_VOL_PB, 0x00); // turn recorded audio volume down // ft800_memWrite8(REG_VOL_SOUND, 0xff); // turn synthesizer volume on ft800_memWrite8(REG_VOL_SOUND, 0x00); // turn synthesizer volume off ft800_memWrite16(REG_SOUND, 0x6000); // set synthesizer to mute ft800_memWrite32(FT_RAM_DL, DL_CLEAR_RGB); ft800_memWrite32
-
Datei
delay-filter-generator.c
block size write_uint(channel*length*bps, fo); fclose(fo); } // -------------- FIR filter kernel synthesizer ---------------- void synthesize_filter_kernel(double max_delay) { double delay = max_delay; double phase_shift; double period; double freq; for (int i=0; i<FILTER_LEN; i++) buf[i] = 0.0; for (int
in „frequenzabhängige Phasenverschiebung erzeugen“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
Datei
Configuration.h
curve to move acceleration, producing much smoother direction changes. * * See https://github.com/synthetos/TinyG/wiki/Jerk-Controlled-Motion-Explained */ //#define S_CURVE_ACCELERATION //=========================================================================== //============================= Z Probe
in „Marlin Firmware mit dem ATMEL STUDIO 7 auf das Arduino Mega 2560 Board flashen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Configuration.h
curve to move acceleration, producing much smoother direction changes. * * See https://github.com/synthetos/TinyG/wiki/Jerk-Controlled-Motion-Explained */ //#define S_CURVE_ACCELERATION //=========================================================================== //============================= Z Probe
in „Marlin Firmware mit dem ATMEL STUDIO 7 auf das Arduino Mega 2560 Board flashen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
PLL_200mhz.vhd
Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" -- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" -- Retrieval info: PRIVATE: USE_CLK0 STRING "1" -- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" -- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" -- Retrieval info
in „Flankenerkennung schlägt fehl (VHDL)“ · FPGA, VHDL & Co. ·
-
Datei
PLL_200mhz.vhd
Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" -- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" -- Retrieval info: PRIVATE: USE_CLK0 STRING "1" -- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" -- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" -- Retrieval info
in „Probleme beim synthetisieren -> Timing constraints?“ · FPGA, VHDL & Co. ·
-
Datei
CT.vhd
(100) -- Module Version: 1.1 --C:\lscc\diamond\2.1\ispfpga\bin\nt\scuba.exe -w -n CT -lang vhdl -synth synplify -bus_exp 7 -bb -type efb -arch xo2c00 -freq 50 -static_tc -tc -tc_mode CTCM -tc_o TOGGLE -tc_div 1 -tc_top 5200 -tc_ocr 32767 -tc_ctr -dev 256 -e -- Sun Jun 09 11:20:23 2013 library IEEE;
-
Datei
ETH100.c
0x9820); // volles ROHR und df(fsk) auf 15KHz writeCmd(0x8279); // Enable baseband, PLL, PA, TX, synthesizer, crystal oscillator, disable clock output writeCmd(0xE000); // Wake-up Timer off writeCmd(0xC800); // low Duty-Cycle off writeCmd(0xC000); // 1.66MHz,2.2V writeCmd(0x0000); // Status auslesen }
in „CRC Berechnung für ETH comfort 200“ · Haus & Smart Home ·
-
Datei
MessageBox.txt
TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report. Critical Warning (332012): Synopsys Design Constraints File file not found: 'TFT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing
-
Datei
wb_sm_async_bridge.vhd
dsp_data_b_io <= s_dsp_data_reg; else dsp_data_b_io <= (others => 'Z'); end if; end process; -- synthesis translate_off p_report_unused : process(dsp_abe_n_i) is begin if dsp_abe_n_i'event then report "ABE has currenty no function in " & dsp_abe_n_i'instance_name severity warning; end if; end process p_report_unused; -- synthesis translate_on end architecture RTL;
in „Hilfe bei timing constraints für asynchrones Interface zu Blackfin DSP“ · FPGA, VHDL & Co. ·
-
PDF
an27701.pdf
material. maximum operate-point specification at the required air gap. Good Because the rubber used is synthetic, and design practice suggests the addition of another 50 G to 100 G for synthetic rubber is also plastic, the distinction insurance and a check for sufficient flux at the expected temperature between
in „Magnetfeld erfassen mit Hall Sensor“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MAX2622-MAX2624.pdf
of data sheet. Typical Operating Circuit N.C. TUNE GND TUNE OSCILLATOR OUT TO MIXER/ CORE OUT SYNTHESIZER GND 220pF VCC MAX2622 MAX2623 CC SHDN MAX2624 VCC SHDN BIAS 220pF ________________________________________________________________ Maxim Integrated 1roducts For free samples and the latest literature
-
PDF
ADV7175A.pdf
Noninterlaced Operation 80 dB Video SNR Complete On-Chip Video Timing Generator 32-Bit Direct Digital Synthesizer for Color Subcarrier Programmable Multimode Master/Slave Operation Multistandard Video Output Support: Macrovision Antitaping Rev 7.01 (ADV7175A Only)** Composite (CVBS) Closed Captioning Support
-
Bild
Bericht über HDL-Synthese von Countern und Accumulatoren
Counters and Accumulators Reporting Counters and Accumulators are identified during Advanced HDL Synthesis by a combination of: • A Register, and • An Adder/Subtractor macro previously inferred during HDL Synthesis Counters and Accumulators Reporting Example HDL Synthesis Synthesizing Unit <example
in „Welche VHDL Version nutzt Ihr?“ · FPGA, VHDL & Co. · · Screenshots
-
Datei
synthese_log.txt
library <work>. ========================================================================= * HDL Synthesis * ========================================================================= Synthesizing Unit <test>. Related source file is "test.vhd". Register <var1> equivalent to <out1> has been removed Found 1-bit register for signal <out1>. Summary: inferred 1 D-type flip-flop(s). Unit <test> synthesized. ========================================================================= HDL Synthesis Report Macro Statistics # Registers : 1 1-bit register : 1 ==============================================
in „VHDL Sync. schreiben. async. lesen“ · FPGA, VHDL & Co. ·
-
Datei
jtag_tap_generic.v
begin idcode_select = 1'b0; debug_select = 1'b0; bypass_select = 1'b0; case(latched_jtag_ir) /* synthesis parallel_case */ `IDCODE: idcode_select = 1'b1; // ID Code `DEBUG: debug_select = 1'b1; // Debug `BYPASS: bypass_select = 1'b1; // BYPASS default: bypass_select = 1'b1; // BYPASS endcase end /***
in „Suche Softcore Alternative mit Compiler und Debugger“ · FPGA, VHDL & Co. ·
-
Datei
EM4095_Reader.vhd
---- when parity_check => -- Variablen zurücksetzen vor der Verwendung -> nicht speichernd -- synthetisiert row_parity_error := 0; col_parity_error := 0; row_error_index := 0; col_error_index := 0; -- Zeilen for I in 0 to 9 loop if (data_shift_reg(54 - (I * 5)) xor data_shift_reg(53 - (I * 5)) xor data_shift_reg
in „Synthese macht nicht das selbe wie Simulation und "logische" Analyse“ · FPGA, VHDL & Co. ·
-
Datei
async_fifo.v
Author: Brian Philofsky // \___\/\___\ Last Updated: 07/19/10 // // Device: All FPGA // Supported Synthesis Tools: Synplicity or XST // Design Name: async_fifo // Purpose: // The following is paramatizable RTL code for an asynchronous FIFO // which can be simulated in any Verilog 2001 compliant simulator and // implemented in XST or Synplicity synthesis tools targeting Xilinx FPGAs. // This code is provided as a reference for a possible FIFO implementation and // should be properly validated by the end user before using in any FPGA design. // In
-
PDF
RF_Amplifier_Biasing_DSG_LAB_F06.pdf
equations from the text or the notes. It will have a simultaneous match after you stabilize it. Synthesize the matches on the input and the output right at the external ends of the pads. You may use a MLIN (in ADS) for the pad. Use a MSUB command on your workbench to establish the board parameters. The
in „"Active biasing" bei HF-Transistoren“ · HF, Funk und Felder ·
-
PDF
ir2110-app-note.pdf
bootstrap capacitor. If the bridge is part of an induction motor drive that use a PWM technique to synthesize a sine wave, each pole goes through prolonged periods of time with zero or very low duty cycle at low frequency. The bootstrap capacitor should be sized to hold enough charge to go through these
in „[Transistor Ansteuerung] Ausgang kein Rechteck?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
an27701.pdf
material. maximum operate-point specification at the required air gap. Good Because the rubber used is synthetic, and design practice suggests the addition of another 50 G to 100 G for synthetic rubber is also plastic, the distinction insurance and a check for sufficient flux at the expected temperature between
in „Brauche Geberrad für Drehwinkelüberwachung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
33120-90017.pdf
Amp, and Output Attenuator) and the digital logic section (Floating Logic, Digital Waveform Data Synthesis, and Waveform DAC). All signal generation, level control, and modulation functions are performed in the floating section. The waveform DAC generates two outputs, normal and inverted, between approximately
in „Projekt: DDS basierter Funktionsgenerator mit AD5930“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MB510.pdf
speed, two modulus prescaler that forms a Phase Locked Loop (PLL) when combined with a frequency synthesizer such as theFujitsuMB87001A. It divides the input frequency by the modulus of 128/144 or 256/272, and operates at a low power supply current of 10mA at 5.0V. ThroughtheuseofFujitsu’sAdvancedProcessTechnology
in „Reziproker Frequenzzähler+ Optimierte 64bit uint Routinen“ · Projekte & Code ·
-
PDF
sn75lvds84a.pdf
Under Test + Modulation V(t) = A siπ f2 t) (mod) HP8665A HP8133A Device Under Test Tek TDS794D Synthesized Pulse Generator Digital Scope Signal Generator 0.1 MHz – 4200 MHz OUTPUT CLKIN CLKOUT Input RF Output Ext. Input Figure 7. Clock Jitter Test Setup POST OFFICE BOX 65•DALLAS, TEXAS 75265 9 SN75LVDS84A
in „15" XGA Display an Computer anschließen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
I2C_SPEC.pdf
Semiconductors 2 The I C-bus specification handbook, full pagewidth SDA SCL MICRO- CONTROLLER PCB83C528 PLL SYNTHESIZER TSA5512 NON-VOLATILE MEMORY PCF8582E M/S COLOUR DECODER TDA9160A STEREO / DUAL SOUND DECODER TDA9840 SDA SCL PICTURE DTMF SIGNAL GENERATOR IMPROVEMENT TDA4670 PCD3311 HI-FI LINE AUDIO INTERFACE
in „was bedeutet acknowleges bei SPI“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
rf69.c
rfm69_write(REG_OPMODE, (rfm69_read(REG_OPMODE) & 0xE3) | RF_OPMODE_RECEIVER); break; case RF69_MODE_SYNTH: rfm69_write(REG_OPMODE, (rfm69_read(REG_OPMODE) & 0xE3) | RF_OPMODE_SYNTHESIZER); break; case RF69_MODE_STANDBY: rfm69_write(REG_OPMODE, (rfm69_read(REG_OPMODE) & 0xE3) | RF_OPMODE_STANDBY); break
-
Datei
rfm69register.h
0x20 #define RF_OPMODE_SLEEP 0x00 #define RF_OPMODE_STANDBY 0x04 // Default #define RF_OPMODE_SYNTHESIZER 0x08 #define RF_OPMODE_TRANSMITTER 0x0C #define RF_OPMODE_RECEIVER 0x10 // RegDataModul #define RF_DATAMODUL_DATAMODE_PACKET 0x00 // Default #define RF_DATAMODUL_DATAMODE_CONTINUOUS 0x40 #define
-
PDF
ecp_ec.pdf
allows large complex designs to be efficiently implemented using the LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place
in „SPI-Slave im FPGA, Signal-Delay an MISO minimieren“ · FPGA, VHDL & Co. ·
-
PDF
BC57E687C.pdf
components ~ ■ Fast AGC for enhanced dynamic range line output single-ended speaker termination and = Synthesiser ■ Integrated low-noise microphone bias _ ■ ADC sample rates are 8, 11.025, 16, 22.05, 32 and ` ■ Fully integrated synthesiser requires no external44.1kHz R VCO, varactor diode, resonator or loop
in „Cambridge Silicon Radio DSP per SPI programmieren“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
Diplomarbeit_PID.pdf
wird. 6.2.4 Schaltungssynthese Die Schaltungssynthese wurde aus dem Xilinx ISE mit dem XST Synthesewerkzeug durchge- führt. Der Syntheseprozess des generierten Codes verläuft fehlerfrei. Eine Codeanpassung des Codes ist daher nicht notwendig. Lediglich einige Warnungen, die auf der Entkoppelung des
