-
PDF
tl431.pdf
(PW) High K, JESD 51-7 65°C/W 149°C/W NOTE 2: Maximum power dissipation is a functiJn of T JA, andAT . The maximum allowable power dissipation at any allowable ambient temperature is P = (T (max) − T ). Operating at the absolute maximum T of 150°C can affect reliability. D J A JA J recommended operating
in „Sicherung bei überschreiben von VCC auslösen, wie?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
tl431.pdf
(PW) High K, JESD 51-7 65°C/W 149°C/W NOTE 2: Maximum power dissipation is a functiJn of T JA, andAT . The maximum allowable power dissipation at any allowable ambient temperature is P = (T (max) − T ). Operating at the absolute maximum T of 150°C can affect reliability. D J A JA J recommended operating
in „bauelement für Spannungsdurchlass“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
MLX90640-Datasheet-Melexis.pdf
..........................................50 Figure 20 MLX90640BAA noise vs pixel and refresh rate at 1Hz and 2Hz .........................................................................................50 Figure 21 MLX90640BAA noise vs pixel and refresh rate at 4Hz, 8Hz and 16Hz.....................
in „MLX90640 IR-Array 32x24 pixel“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MLX90640-Datasheet-Melexis.pdf
..........................................50 Figure 20 MLX90640BAA noise vs pixel and refresh rate at 1Hz and 2Hz .........................................................................................50 Figure 21 MLX90640BAA noise vs pixel and refresh rate at 4Hz, 8Hz and 16Hz.....................
in „Wärmebildkamera mit dem MLX90640 und Arduino Due“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
E-cap_2011.pdf
9 O I t a l p o C S H o R m . e a . w w INDEX MINIATUREALUMINUM ELECTROLYTIC CAPACITORS 1,000hrs. at 105°C 27 S5 [ For Super Miniature ] 29 SS [ For Super Miniature ] 1,000hrs. at 105°C 31 SK [ For General ] 2,000hrs. at 85°C 36 SE-K [ For General ] 1,000hrs. at 105°C 41 SH [ For General ] 2,000hrs. at 105°C 45 SG [ Electronic Ballast ] 5,000hrs. at 105°C 48 SP [ Miniature and Long Life ] 10,000hrs. at 105°C 50 SB [ For Low Leakage Current ] 1,000hrs. at 105°C 54 SN [ For Non-Polar ] 1,000hrs. at 105
in „TFT Monitor Elkos“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
ATtiny26.pdf
and PINxn. As shown in “Register Description for I/O Ports” on page 56, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address. The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic
in „ATtiny26(L) Analog-Digital-Wandler ( ADC ) Datenblattübersetzung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8209.pdf
protocol signals any errors immediately as they occur. Three error detection mechanisms are imple- mented at the message level and two at the bit level: 19.3.5.1 Error at message level Cyclic Redundancy Check (CRC) The CRC safeguards the information in the frame by adding redundant check bits at the transmission
-
PDF
man_gcc.pdf
avr2" "Classic" devices with up to 8@tie{}KiB of program memory. mcu@tie{}= "attiny22", "attiny26", "at90c8534", "at90s2313", "at90s2323", "at90s2333", "at90s2343", "at90s4414", "at90s4433", "at90s4434", "at90s8515", "at90s8535". "avr25" "Classic" devices with up to 8@tie{}KiB of program memory and with
in „avr-g++: external linkage von const/PROGMEM Symbol.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MPASM__MPLINK__MPLIB_User_s_Guide.pdf
at 0x120 (IRP bit 1). group2_var1 res 1 ;group2_var1 located at 0x120. group2_var2 res 1 ;group2_var2 located at 0x121. RST CODE 0x0 ;The code section named RST ;is placed at program memory ;location 0x0
in „Anfängerfrage zu Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DE200610__1_.pdf
Leiterbahn kein Weg vorbei. (065103rhe) 10/2006-elektor 73 TECHNIK MIKROCONTROLLER Controllerwechsel AT89S8253 ersetzt AT89S8252 Von Burkhard Kainka Das beliebte AT98S8252-Flashboard aus ELEKTOR 12/2001 wurde für den „Basiskurs Mikrocontroller“ entwickelt und ist inzwischen mehrere tausendmal im Einsatz
in „ekg schaltung aus heft 10/2006“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
z16c30um.pdf
Bi-phase-Level so. The Receiver determines each data bit from the state encodings, there is always a transition at the midpoint of of RxD at falling edges of RxCLK and checks for “missing each active data bit, and there may or may not be transi- clocks” around rising edges. The Transmitter may or may tions at the
in „unbekanntes Bus (Frame) entziffern, brauche Hilfe.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at ris- ing XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at ris- ing XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at ris- ing XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at ris- ing XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
tl431.pdf
mm x 6.35 mm SOP (8) 6.20 mm x 5.30 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 4 Simplified Schematic Input VKA IKA Vref 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications
in „Analogeingang: Problem bei Überlast“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
in „Pollinboard Ponyprog. Probleme mit 644P“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cdj350.pdf
an error rate is larger than 3.00E-3, it will be displayed as NG. Measurement with the managed disc at the time of factory shipments is a premise. The product does not judge whether they are inferior goods at the time of service. Eject A disc is ejected. Mode Change F If the MASTER TEMPO button is pushed
in „Diode (1SS352) in CD-Player ersetzen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega16.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „DCF auf INT0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
_ATmega32.pdf
and which is used for data change. As Figure 71 shows, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. Frame Formats A serial frame is defined to be one character
in „Anschwingvorgang µC & Quarz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AtMega644P_Datasheet.pdf
which is used for data change. As Figure 17-3 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 17.4 Frame Formats A serial frame is defined to be
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega644.pdf
which is used for data change. As Figure 17-3 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 17.4 Frame Formats A serial frame is defined to be
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCF8833_1.pdf
Chapter 13 data bit b7 must be handled as a donÕt care. When the speed of the clock is slowed downBto d at least half of maximum speed, at least for reading b7, the reading of data bit b7 is valid. - c 1 o The PCF8833 samples the SDIN data at rising SCLK edges, but shifts SDOUT data at falling SCLK edges.
in „Versorgung einer LCD Anzeige und MC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
and which is used for data change. As Figure 81 shows, when UCPOL is zero the data will be changed at ris- ing XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge. 175 2467R–AVR–06/08 Frame Formats A serial frame is defined
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mega644.pdf
used for data change. As Figure 16-3 on page 175 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 16.5 Frame Formats A serial frame is defined to be
in „AVR Controller braucht zu viel Strom“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmegaXX4.pdf
used for data change. As Figure 18-3 on page 175 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 18.5 Frame Formats A serial frame is defined to be
in „Atmega644PA Timer3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega164_324_644_1284pa.pdf
used for data change. As Figure 19-3 on page 178 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 19.5 Frame Formats A serial frame is defined to be
in „Hilfe bei AD-Wandler!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega1284P_128KByte.pdf
used for data change. As Figure 19-3 on page 179 shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge. 19.5 Frame formats A serial frame is defined to be
in „ATmega1284P versus ohne P“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-
Datei
version_1p3_assembler.lst
755: 0169 17 87 DW CMND1 ;END A3H 756: 016B 18 5B DW I_DL ;IDLE A4H 757: 016D 0F E5 DW ST_A ;STORE AT A5H 758: 016F 0F E9 DW LD_A ;LOAD AT A6H 759: 0171 04 F8 DW PGU ;PGM A7H 760: 0173 07 C0 DW RROM ;RUN A ROM A9H 761: ; 762: ;************************************************************** 763: ; 764:
in „Basic für 80C31“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
___MPASM_USER_S_GUIDE_with_MPLINK_and_MPLIB.pdf
Program Origin Syntax [<label>] org <expr> Description Set the program origin for subsequent code at the address defined in <expr>. If <label> is specified, it will be given the value of the <expr>. If no ORG is specified, code generation will begin at address zero. This directive may not be used when
in „Anfängerfrage zu Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Switch.pdf
Diffuser J Helle LEDs für die HB-Serie ø.291 633-AT633C AT633C - - T-1, 2 Kontakte, rot 633-AT633D AT633D - - T-1, 2 Kontakte, Bernstein .177 633-AT633F AT633F - - T-1, 2 Kontakte, grün Zubehör .189 633-AT111 AT111 - - Lampenwerkzeug 633-AT109 AT109 -
in „Ausfallursache Printtaster DeLonghi Kaffeeautomat?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
R1610C.PDF
Relocation Register (FEh). After reset, the default Legacy Peripheral Control Block offset is located at FF00h in I/O space, the SDRAM Control Register is located at FE00h in I/O space, and Ethernet Control Register is located at FD00h and FE00h in I/O space. The following table lists are all the definitions
in „Hilfe JTAG für IP Webcam ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08DZ60_Data_Sheet.pdf
normal operating mode for the MC9S08DZ60 Series. This mode is selected when the BKGD/MS pin is high at the rising edge of reset. In this mode, the CPU executes code from internal memory with execution beginning at the address fetched from memory at 0xFFFE–0xFFFF after reset. 3.4 Active Background Mode
in „Bei AD-wandlung Bitsverlust“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
in „Fehler beim Brennen von ATMEGA48 mit AVRDUDE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08DZ60.pdf
normal operating mode for the MC9S08DZ60 Series. This mode is selected when the BKGD/MS pin is high at the rising edge of reset. In this mode, the CPU executes code from internal memory with execution beginning at the address fetched from memory at 0xFFFE–0xFFFF after reset. 3.4 Active Background Mode
in „Delay Funktion für Freescale“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Konsolenausgabe.txt
avr4/atmega88pb avr/lib/avr4/atmega8515 avr/lib/avr4/atmega8535 avr/lib/avr4/atmega8hva avr/lib/avr4/at90pwm1 avr/lib/avr4/at90pwm2 avr/lib/avr4/at90pwm2b avr/lib/avr4/at90pwm3 avr/lib/avr4/at90pwm3b avr/lib/avr4/at90pwm81 avr/lib/avr5/ avr/lib/avr5/at90can32 avr/lib/avr5/at90can64 avr/lib/avr5/at90pwm216
in „cannot read spec file 'device-specs/specs-atmega4808'“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Handbuch_SE4942_Eprom_Programmer_pdfa-2b_150dpi.pdf
ESCKCRTLELL {CO|) co sp) Preceding buffer Data of RAM address Add. 124 is not output in CPU mode. At completion of Buffer RAM Data Check and Alteration, CRLF "C" in Terminal mode and CRLF "*" in CPU mode are output. RAM und Abb. 23-11 Puffer Datenkontrolle Datenänderung SE4942 Handbuch ; 3.23 EPROM
-
PDF
kicad_8450_dcm_liste_neu_v3.pdf
EEPROM AT90S2313-4SC SO20, 2k Flash, 128B SRAM, 128B EEPROM AT90S2323-4PC AT90S/LS2323, PDIP8, 2k Flash, 128B SRAM, 128B EEPROM AT90S2323-4SC AT90S/LS2323, SO8 Wide, 2k Flash, 128B SRAM, 128B EEPROM AT90S2333-4AC AT90S4433, TQFP32, 2k Flash, 128B SRAM, 256B EEPROM AT90S2333-4PC PDIP28 Narrow, 2k Flash, 128B SRAM, 128B EEPROM AT90S2343-4PC AT90S/LS2343, PDIP8, 2k Flash, 128B SRAM, 128B EEPROM AT90S2343-4SC AT90S/
in „KiCAD Eeschema, Bibliotheksdokumentation *.dcm als PDF-Datei“ · Platinen ·
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-
Datei
config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
in „Fuseeditor, grafische Benutzeroberfläche für AVRdude“ · Projekte & Code ·
-
Datei
AVR8_Burn_O_Mat_Config.xml
Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-
PDF
MC9S08MM128RM.pdf
byte of the address for the interrupt service routine is located at the first address in the vector address column, and the low-order byte of the address for the interrupt service routine is located at the next higher address. When an interrupt condition occurs, an associated
in „Freescale s08mm128 und USB“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
ATmega2560.xml
text="Brown-out detection disabled" constname="DISABLED"/> <enum val="0x06" text="Brown-out detection at VCC=1.8 V" constname="1V8"/> <enum val="0x05" text="Brown-out detection at VCC=2.7 V" constname="2V7"/> <enum val="0x04" text="Brown-out detection at VCC=4.3 V" constname="4V3"/> </enumerator> </module
in „Eclipse AVR win32 komplett?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
ohne_kontrollausgabe.asm
the data register and be done. This shortcut helps // significantly improve the effective datarate at high (> // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown. if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) { 210: 9b 8d ldd r25, Y+27 ; 0x1b 212: 8c 8d ldd r24
in „AVR Inline Optimierung kaputt?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
156346062-STi7105.pdf
The STi7105 memory space is populated with non-volatile memories, with external peripherals (EMI) at base address 0 (ST40 boots at address 0), and with DDR2-SDRAM devices (LMI) at base address 0x0C00 0000 (128 Mbytes) in 29-bit mode or at base address 0x4000 0000 (1024 Mbytes) in 32-bit mode. The STi7105
in „Motorola Vip19x0 (Big brother of Vip1710)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
mit_kontrollausgabe.asm
the data register and be done. This shortcut helps // significantly improve the effective datarate at high (> // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown. if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) { 210: 9b 8d ldd r25, Y+27 ; 0x1b 212: 8c 8d ldd r24
in „AVR Inline Optimierung kaputt?“ · Mikrocontroller und Digitale Elektronik ·