-
PDF
Ansteuer-IS_UC1698__Vers._1.21_fuer_DEM_240160AFGH-PW___240x160.pdf
which has been assigned a full scanning period and will output an active COM scanning pulse. (29) STP ARTIAD ISPLAE ND Action C/D W/R D7 D6 D5 D4 D3 D2 D1 D0 Set DEN 0 0 1 1 1 1 0 0 1 1 (Double-byte command) 0 0 - DEN register parameter This command programs the ending COM electrode, which has been
in „LCD DEM240160 mit UC1698 wie Bildspeicher auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
user.manual.lpc17xx.pdf
endpoint indicator. 0 0 The selected endpoint is not stalled. 1 The selected endpoint is stalled. 2 STP SETUP bit: the value of this bit is updated after each successfully received0 packet (i.e. an ACKed package on that particular physical endpoint). 0 The STP bit is cleared by doing a Select Endpoint
in „LPCxpresso 1769 I2C Takt einstellen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
xc164_um_v2.1_2004_03_per.pdf
CON.R ABSTIR Autobaud Autobaud Detection Start Int. ABDETIR Autobaud Detect Int. CON.FE CON.ODD CON.STP CON.PE CON.M CON.OE RIR Shift Clock Receive Int. CON.REN Request CON.FEN TIR Transmit Int. Serial Port Control Request CON.PEN TBIR Transmit Buffer CON.OEN Int. Request CON.LB FIFO EIR Error Int. Shift
in „Unterschied Compare match und Period Match“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cyc_c5v1-1299412.pdf
LX V0 1.5 V 7 14 C 4 A PGND LX R 2 10 C C 7 539 Ω 100 pF 330 μF 330 μF 8 13 V V PGND 5.0 V IN R 9 STP PGND 12 1 1 kΩ 10 STN PGND 11 EL7564CM 12–16 Altera Corporation Preliminary May 2008 Voltage Regulators Figure 12–15. EL7556BC: 5.0-V-to-1.5-V/6-A Synchronous Switching Regulator R 4 R 3 100 Ω 50 Ω
in „BMW Nightvision (FLIR PathfindIR) "Wärmebildkamera"“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
wt8871.pdf
di2c_en 1= slave i2c enable 0 R/W 6 di2c_clr_rt 1= Clear transmit/receive interrupt 0 R/W 5 di2c_clr_stp 1= Clear STOP phase interrupt 0 R/W 4 di2c_clr_rx 1= Clear RX FIFO index 22h 0 R/W 3 di2c_clr_tx 1= Clear TX FIFO index th 0 R/W 2 di2c_wait 1= enable pull low scl when 9 bit 1 R/W 1= NACK 1 di2c_txnak
in „LCD Display HT070I36-E00“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
bluenrg-2.pdf
parity bits. RX two stop bits select. This bit enables the check for two stop bits being received: 3 STP2_RX 0x0 RW 0: 1 stop bit received. 1: 2 stop bits received. RX enable FIFOs. This bit enables/disables the receive RX FIFO buffer: 4 FEN_RX 0x0 RW 0: RX FIFO is disabled (character mode). 1: RX FIFO
in „DC/DC-Wandler im ST BlueNRG-2 - Wofür?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MS-17631_2.0.pdf
X_1KR0402 PLL_ODVR_EN AD11 GPIO28 ▯ VSS N10 AK16 VSS VSS R34 AE16 VSS VSS F15 +3VRUN R410 10KR0402 STP_PCI# AN6 GPIO34 C AT15 VSS VSS R44 AF38 VSS VSS F29 R402 TPJNC54 EDID_SELECT#JNC AP1 GPIO35/NMI# F 0 AT26 VSS VSS U10 AAG2 VSS VSS D416 X_1KR0402 R150 X_200KR0402 GPIO36 AT3 SATA2GP/GPIO36 ▯ I AT36
in „In Circuit Programmierer für 8-pin 150mil SOIC PM25LD512“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
receive MSB first. 19.6.5 EUSART Status Register C – EUCSRC Bit 7 6 5 4 3 2 1 0 - - - - FEM F1617 STP1 STP0 EUCSRC Read/Write R R R R R R R R Initial Value 0 0 0 0 0 0 0 0 Bit 7:4 –Reserved Bits These bits are reserved for future use. For compatibilty with future devices, these bits must be written
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
receive MSB first. 19.6.5 EUSART Status Register C – EUCSRC Bit 7 6 5 4 3 2 1 0 - - - - FEM F1617 STP1 STP0 EUCSRC Read/Write R R R R R R R R Initial Value 0 0 0 0 0 0 0 0 Bit 7:4 –Reserved Bits These bits are reserved for future use. For compatibilty with future devices, these bits must be written
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
service_nb_ipc_8170.pdf
ZV_LCDDATA7 AC3 ZV_UV0 C16 DQ22 DQM#7 N3 AGP_AD24 N26 AD23 T ZV_LCDDATA8 AD1 ZV_UV1 B16 DQ23 R546 20K 0603 -STP_AGP AGP_AD25 P23 AD24 ZV_LCDDATA9 AD2 ZV_UV2 B15 DQ24 QS0 A19 1 2 P26 AD25 X ZV_LCDDATA10 AD3 ZV_UV3 A15 DQ25 QS1 B19 AGP_AD26 P24 AD26 E ZV_LCDDATA11 AE1 ZV_UV4 D14 DQ26 QS2 D18 AGP_AD27 R25 AD27 /
-
PDF
tFXKSKyORc24h2V2.pdf
SAE1018,PTP,M2.6*L8) 602-SL24F-099 59 105 SCREW(PTC,DAMETER3*12,BLACK) 602-DD3250-121 21 106 SCREW(STP,M2*P0.4*L6) 602-HP1010K-181 1 107 SCREW(SAE1018,ISOF, ∮3*L4*P0.5) 602-SA12-414 2 108 SCREW(BTP,2*5,MC) 602-A700-494 2 109 SCREW(SAE1018,STP,M2*L3) 602-MK9-505 8 110 SCREW(SAE1018,PTP, ∮3*L12) 602-PTP3012
in „Risiko | Nicht?“ · Offtopic ·
-
PDF
TC1797_UM_v1.1.pdf
0000 H H 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 0 r 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 STP CFC SFC 0 HWCFG BAE BAE rw w w r w Field Bits Type Description HWCFG [7:0] w Hardware Configuration Setting Writing to this bit field updates bit field STSTAT.HWCFG. Reading this bit field returns zero
in „TC1797 - keine Datenblätter?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
EMS_Adapter.xml
yOeBdLFsxVFDbfK0fd62cDW0yAhQsnIBLQW98OJdqtI4wPj6dGRrBXfy/V2zVqPWwYFzMb7AIWJNvkTXbmSCwblSmktCmMBPtrKZ/3+/stpDigPrm9xFRzzwxtYhgXvV0D3YWQdLZra+DA5dpvNyZ3J2UZeIQCLr1enPxz9WAk/HQWrxYuSjQ6kWZj6Ip3pirNDUKRJk/TjvvK1f3YlYZ5z3cvA6TrTwIfmM/WVsiG3F4+XrALvsL9vsLrMrQon4K/JTOpHB88VPt6hMr00BwCXwMsmyQdL8BDvg78ANT8AzM1LQqt
-
Datei
EMS_Adapter.xml
yOeBdLFsxVFDbfK0fd62cDW0yAhQsnIBLQW98OJdqtI4wPj6dGRrBXfy/V2zVqPWwYFzMb7AIWJNvkTXbmSCwblSmktCmMBPtrKZ/3+/stpDigPrm9xFRzzwxtYhgXvV0D3YWQdLZra+DA5dpvNyZ3J2UZeIQCLr1enPxz9WAk/HQWrxYuSjQ6kWZj6Ip3pirNDUKRJk/TjvvK1f3YlYZ5z3cvA6TrTwIfmM/WVsiG3F4+XrALvsL9vsLrMrQon4K/JTOpHB88VPt6hMr00BwCXwMsmyQdL8BDvg78ANT8AzM1LQqt
-
PDF
Manual_netX_Program_Reference_Guide_Rev02_GB.pdf
holding registers. 1: transmit and receiveFIFO buffers are enabled (FIFO mode). Two Stop Bits Select. 3 STP2 The receive logic does notcheckfor twostopbits being reR/W 0 ceived. 1: two stop bits aretransmitted at the end of theframe. Even Parity Select. This bit has no effectwhen parity is disabled by Parity
in „netX500 mit ARM-Kern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
datasheet.pdf
Disk Driving Timing Publication Release Date: Aug, 22, 2007 -235- Version 1.4 W83627DHG TSTD DIR# T STP TDST TSC STEP# TIDX INDEX# TRD RDATA# TWD WD# 21.3.8 UART/Parallel Port PARAMETER SYMBOL TEST MIN. MAX. UNIT CONDITIONS Baud Delay from Stop to Set Interrupt TSINT 9/16 Rate Delay fromIOR Reset Interrupt
in „(Windows/Winbond) CPU Temperatur auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ProASICPlus_DS.pdf
from Magma takes an EDIF netlist and optimizes the performance of The user can generate *.bit or *.stp programming files PLUS from the Designer software and can use these files to ProASIC devices through a physical placement-driven program a device. process, ensuring that timing closure is easily achieved
-
Datei
hwinfop14s.txt
br_netfilter 32768 0 - Live 0x0000000000000000 bridge 409600 1 br_netfilter, Live 0x0000000000000000 stp 12288 1 bridge, Live 0x0000000000000000 llc 16384 2 bridge,stp, Live 0x0000000000000000 vboxnetadp 28672 0 - Live 0x0000000000000000 (OE) vboxnetflt 36864 0 - Live 0x0000000000000000 (OE) vboxdrv 741376
in „Lenovo Thinkpad P14s (Intel) freeze beim Steckerziehen“ · PC Hard- und Software ·
-
PDF
S32K-RM.pdf
0 toterminate.Whenenabled,theSWTrequiresperiodicexecutionof awatchdog SMD RIA WND ITR HLK SLK CSL STP FRZ WEN servicingoperation.Theservicingoperationresetsthetimer toaspecifiedtime-out W period.If thisservicingactiondoesnot occur beforethetimer expirestheSWTgenerates Reset 0* 0* 0* 0* 0* 0* 0* 0* 0
-
PDF
JamesMevey2009.pdf
state discrete SV R egular T riplen harmonic Fundamental of 180° base SPWM injection (THI) 180° six-stp S V R T F S k=1 1.5000 1.7321 1.9099 2.0000 D k=2/3 1.0000 1.1547 1.2732 1.3333 V L-N k=√(2/3) 1.2247 1.4142 1.5594 1.6330 S k=1 0.7500 0.8660 0.9549 1.0000 B k=2/3 0.5000 0.5774 0.6366 0.6667 V A k
in „SVPWM mit LPC1769“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
all_cmds.txt
osmo-meas-pcap2db osmo-meas-udp2db osmo-mgw osmo-msc osmo-mslookup-client osmo-pcu osmo-sgsn osmo-stp osmo-trx-lms osmo_sdr osmocom_fft osmocom_siggen_nogui osmosis osmpbf-outline osmupdate osnoise ospam ospcat ospenroll ospent osprofiler osptest osql osra osslsigncode ost ost-compare-structures ostestr
in „Vergleichstabelle von Systemeigenen Tools in Windows“ · PC Hard- und Software ·
-
PDF
apple_macbook_pro_a1286_mlb_d1_051-9216_13.3_retina_a1425_820-3462_sch.pdf
PCH_PROCPWRGD R2140 0 1 2 CPU_PWRGD OUT 11 24 72 35 OUT TBT_SW_RESET_L R2180 0 1 2 20TBT_SW_RESET_R_L R3 STP_PCI*/GPIO34 U MF 1201W MF 1201W 24 XDP_DC1_PCH_GPIO35_MXM_GOOD W12 GPIO35 P THRMTRIP* BC9 40PM_THRMTRIP_L_R R2156 390 1 2 PM_THRMTRIP_L 11 40 72 R2179 OUT W6 C 5% 1/20W IN 2.2K 24 20OUT XDP_DD0_PCH_GPIO36
in „Macbook Schaltpläne“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Steuern_1.html
IGZhbHNlIDogdHJ1ZTsKCQoJCQkJblRkID0gY3JlYXRlID8gZG9jdW1lbnQuY3JlYXRlRWxlbWVudCggb0NvbC5zQ2VsbFR5cGUgKSA6IGFuVGRzW2ldOwoJCQkJblRkLl9EVF9DZWxsSW5kZXggPSB7CgkJCQkJcm93OiBpUm93LAoJCQkJCWNvbHVtbjogaQoJCQkJfTsKCQkJCQoJCQkJY2VsbHMucHVzaCggblRkICk7CgkKCQkJCS8vIE5lZWQgdG8gY3JlYXRlIHRoZSBIVE1MIGlmIG5ldywgb3IgaWYgYSByZW5kZXJpbmcgZnVuY3Rpb24gaXMgZGVmaW5lZAoJCQkJaWYgKCBjcmVhdGUgfHwgKChvQ29sLm1SZW5kZXIgfHwgb0NvbC5tRGF0YSAhPT0gaSkgJiYKCQkJCQkgKCEkLmlzUGxhaW5PYmplY3Qob0NvbC5tRGF0YSkgfHwgb0NvbC5tRGF0YS5fICE9PSBpKycuZGlzcGxheScpCgkJCQkpKSB7CgkJCQkJblRkLmlubmVySFRNTCA9IF9mbkdldENlbGxEYXRhKCBvU2V0dGluZ3MsIGlSb3csIGksICdkaXNwbGF5JyApOwoJCQkJfQoJCgkJCQkvKiBBZGQgdXNlciBkZWZpbmVkIGNsYXNzICovCgkJCQlpZiAoIG9Db2wuc0NsYXNzICkKCQkJCXsKCQkJCQluVGQuY2xhc3NOYW1lICs9ICcgJytvQ29sLnNDbGFzczsKCQkJCX0KCQoJCQkJLy8gVmlzaWJpbGl0eSAtIGFkZCBvciByZW1vdmUgYXMgcmVxdWlyZWQKCQkJCWlmICggb0NvbC5iVmlzaWJsZSAmJiAhIG5UckluICkKCQkJCXsKCQkJCQluVHIuYXBwZW5kQ2hpbGQoIG5UZCApOwoJCQkJfQoJCQkJZWxzZSBpZiAoICEgb0NvbC5iVmlzaWJsZSAmJiBuVHJJbiApCgkJCQl7CgkJCQkJblRkLnBhcmVudE5vZGUucmVtb3ZlQ2hpbGQoIG5UZCApOwoJCQkJfQoJCgkJCQlpZiAoIG9Db2wuZm5DcmVhdGVkQ2VsbCApCgkJCQl7CgkJCQkJb0NvbC5mbkNyZWF0ZWRDZWxsLmNhbGwoIG9TZXR0aW5ncy5vSW5zdGFuY2UsCgkJCQkJCW5UZCwgX2ZuR2V0Q2VsbERhdGEoIG9TZXR0aW5ncywgaVJvdywgaSApLCByb3dEYXRhLCBpUm93LCBpCgkJCQkJKTsKCQkJCX0KCQkJfQoJCgkJCV9mbkNhbGxiYWNrRmlyZSggb1NldHRpbmdzLCAnYW9Sb3dDcmVhdGVkQ2FsbGJhY2snLCBudWxsLCBbblRyLCByb3dEYXRhLCBpUm93LCBjZWxsc10gKTsKCQl9Cgl9CgkKCQoJLyoqCgkgKiBBZGQgYXR0cmlidXRlcyB0byBhIHJvdyBiYXNlZCBvbiB0aGUgc3BlY2lhbCBgRFRfKmAgcGFyYW1ldGVycyBpbiBhIGRhdGEKCSAqIHNvdXJjZSBvYmplY3QuCgkgKiAgQHBhcmFtIHtvYmplY3R9IHNldHRpbmdzIERhdGFUYWJsZXMgc2V0dGluZ3Mgb2JqZWN0CgkgKiAgQHBhcmFtIHtvYmplY3R9IERhdGFUYWJsZXMgcm93IG9iamVjdCBmb3IgdGhlIHJvdyB0byBiZSBtb2RpZmllZAoJICogIEBtZW1iZXJvZiBEYXRhVGFibGUjb0FwaQoJICovCglmdW5jdGlvbiBfZm5Sb3dBdHRyaWJ1dGVzKCBzZXR0aW5ncywgcm93ICkKCXsKCQl2YXIgdHIgPSByb3cublRyOwoJCXZhciBkYXRhID0gcm93Ll9hRGF0YTsKCQoJCWlmICggdHIgKSB7CgkJCXZhciBpZCA9IHNldHRpbmdzLnJvd0lkRm4oIGRhdGEgKTsKCQoJCQlpZiAoIGlkICkgewoJCQkJdHIuaWQgPSBpZDsKCQkJfQoJCgkJCWlmICggZGF0YS5EVF9Sb3dDbGFzcyApIHsKCQkJCS8vIFJlbW92ZSBhbnkgY2xhc3NlcyBhZGRlZCBieSBEVF9Sb3dDbGFzcyBiZWZvcmUKCQkJCXZhciBhID0gZGF0YS5EVF9Sb3dDbGFzcy5zcGxpdCgnICcpOwoJCQkJcm93Ll9fcm93YyA9IHJvdy5fX3Jvd2MgPwoJCQkJCV91bmlxdWUoIHJvdy5fX3Jvd2MuY29uY2F0KCBhICkgKSA6CgkJCQkJYTsKCQoJCQkJJCh0cikKCQkJCQkucmVtb3ZlQ2xhc3MoIHJvdy5fX3Jvd2Muam9pbignICcpICkKCQkJCQkuYWRkQ2xhc3MoIGRhdGEuRFRfUm93Q2xhc3MgKTsKCQkJfQoJCgkJCWlmICggZGF0YS5EVF9Sb3dBdHRyICkgewoJCQkJJCh0cikuYXR0ciggZGF0YS5EVF9Sb3dBdHRyICk7CgkJCX0KCQoJCQlpZiAoIGRhdGEuRFRfUm93RGF0YSApIHsKCQkJCSQodHIpLmRhdGEoIGRhdGEuRFRfUm93RGF0YSApOwoJCQl9CgkJfQoJfQoJCgkKCS8qKgoJICogQ3JlYXRlIHRoZSBIVE1MIGhlYWRlciBmb3IgdGhlIHRhYmxlCgkgKiAgQHBhcmFtIHtvYmplY3R9IG9TZXR0aW5ncyBkYXRhVGFibGVzIHNldHRpbmdzIG9iamVjdAoJICogIEBtZW1iZXJvZiBEYXRhVGFibGUjb0FwaQoJICovCglmdW5jdGlvbiBfZm5CdWlsZEhlYWQoIG9TZXR0aW5ncyApCgl7CgkJdmFyIGksIGllbiwgY2VsbCwgcm93LCBjb2x1bW47CgkJdmFyIHRoZWFkID0gb1NldHRpbmdzLm5USGVhZDsKCQl2YXIgdGZvb3QgPSBvU2V0dGluZ3MublRGb290OwoJCXZhciBjcmVhdGVIZWFkZXIgPSAkKCd0aCwgdGQnLCB0aGVhZCkubGVuZ3RoID09PSAwOwoJCXZhciBjbGFzc2VzID0gb1NldHRpbmdzLm9DbGFzc2VzOwoJCXZhciBjb2x1bW5zID0gb1NldHRpbmdzLmFvQ29sdW1uczsKCQoJCWlmICggY3JlYXRlSGVhZGVyICkgewoJCQlyb3cgPSAkKCc8dHIvPicpLmFwcGVuZFRvKCB0aGVhZCApOwoJCX0KCQoJCWZvciAoIGk9MCwgaWVuPWNvbHVtbnMubGVuZ3RoIDsgaTxpZW4gOyBpKysgKSB7CgkJCWNvbHVtbiA9IGNvbHVtbnNbaV07CgkJCWNlbGwgPSAkKCBjb2x1bW4ublRoICkuYWRkQ2xhc3MoIGNvbHVtbi5zQ2xhc3MgKTsKCQoJCQlpZiAoIGNyZWF0ZUhlYWRlciApIHsKCQkJCWNlbGwuYXBwZW5kVG8oIHJvdyApOwoJCQl9CgkKCQkJLy8gMS4xMSBtb3ZlIGludG8gc29ydGluZwoJCQlpZiAoIG9TZXR0aW5ncy5vRmVhdHVyZXMuYlNvcnQgKSB7CgkJCQljZWxsLmFkZENsYXNzKCBjb2x1bW4uc1NvcnRpbmdDbGFzcyApOwoJCgkJCQlpZiAoIGNvbHVtbi5iU29ydGFibGUgIT09IGZhbHNlICkgewoJCQkJCWNlbGwKCQkJCQkJLmF0dHIoICd0YWJpbmRleCcsIG9TZXR0aW5ncy5pVGFiSW5kZXggKQoJCQkJCQkuYXR0ciggJ2FyaWEtY29udHJvbHMnLCBvU2V0dGluZ3Muc1RhYmxlSWQgKTsKCQoJCQkJCV9mblNvcnRBdHRhY2hMaXN0ZW5lciggb1NldHRpbmdzLCBjb2x1bW4ublRoLCBpICk7CgkJCQl9CgkJCX0KCQoJCQlpZiAoIGNvbHVtbi5zVGl0bGUgIT0gY2VsbFswXS5pbm5lckhUTUwgKSB7CgkJCQljZWxsLmh0bWwoIGNvbHVtbi5zVGl0bGUgKTsKCQkJfQoJCgkJCV9mblJlbmRlcmVyKCBvU2V0dGluZ3MsICdoZWFkZXInICkoCgkJCQlvU2V0dGluZ3MsIGNlbGwsIGNvbHVtbiwgY2xhc3NlcwoJCQkpOwoJCX0KCQoJCWlmICggY3JlYXRlSGVhZGVyICkgewoJCQlfZm5EZXRlY3RIZWFkZXIoIG9TZXR0aW5ncy5hb0hlYWRlciwgdGhlYWQgKTsKCQl9CgkKCQkvKiBEZWFsIHdpdGggdGhlIGZvb3RlciAtIGFkZCBjbGFzc2VzIGlmIHJlcXVpcmVkICovCgkJJCh0aGVhZCkuY2hpbGRyZW4oJ3RyJykuY2hpbGRyZW4oJ3RoLCB0ZCcpLmFkZENsYXNzKCBjbGFzc2VzLnNIZWFkZXJUSCApOwoJCSQodGZvb3QpLmNoaWxkcmVuKCd0cicpLmNoaWxkcmVuKCd0aCwgdGQnKS5hZGRDbGFzcyggY2xhc3Nlcy5zRm9vdGVyVEggKTsKCQoJCS8vIENhY2hlIHRoZSBmb290ZXIgY2VsbHMuIE5vdGUgdGhhdCB3ZSBvbmx5IHRha2UgdGhlIGNlbGxzIGZyb20gdGhlIGZpcnN0CgkJLy8gcm93IGluIHRoZSBmb290ZXIuIElmIHRoZXJlIGlzIG1vcmUgdGhhbiBvbmUgcm93IHRoZSB1c2VyIHdhbnRzIHRvCgkJLy8gaW50ZXJhY3Qgd2l0aCwgdGhleSBuZWVkIHRvIHVzZSB0aGUgdGFibGUoKS5mb290KCkgbWV0aG9kLiBOb3RlIGFsc28gdGhpcwoJCS8vIGFsbG93cyBjZWxscyB0byBiZSB1c2VkIGZvciBtdWx0aXBsZSBjb2x1bW5zIHVzaW5nIGNvbHNwYW4KCQlpZiAoIHRmb290ICE9PSBudWxsICkgewoJCQl2YXIgY2VsbHMgPSBvU2V0dGluZ3MuYW9Gb290ZXJbMF07CgkKCQkJZm9yICggaT0wLCBpZW49Y2VsbHMubGVuZ3RoIDsgaTxpZW4gOyBpKysgKSB7CgkJCQljb2x1bW4gPSBjb2x1bW5zW2ldOwoJCQkJY29sdW1uLm5UZiA9IGNlbGxzW2ldLmNlbGw7CgkKCQkJCWlmICggY29sdW1uLnNDbGFzcyApIHsKCQkJCQkkKGNvbHVtbi5uVGYpLmFkZENsYXNzKCBjb2x1bW4uc0NsYXNzICk7CgkJCQl9CgkJCX0KCQl9Cgl9CgkKCQoJLyoqCgkgKiBEcmF3IHRoZSBoZWFkZXIgKG9yIGZvb3RlcikgZWxlbWVudCBiYXNlZCBvbiB0aGUgY29sdW1uIHZpc2liaWxpdHkgc3RhdGVzLiBUaGUKCSAqIG1ldGhvZG9sb2d5IGhlcmUgaXMgdG8gdXNlIHRoZSBsYXlvdXQgYXJyYXkgZnJvbSBfZm5EZXRlY3RIZWFkZXIsIG1vZGlmaWVkIGZvcgoJICogdGhlIGluc3RhbnRhbmVvdXMgY29sdW1uIHZpc2liaWxpdHksIHRvIGNvbnN0cnVjdCB0aGUgbmV3IGxheW91dC4gVGhlIGdyaWQgaXMKCSAqIHRyYXZlcnNlZCBvdmVyIGNlbGwgYXQgYSB0aW1lIGluIGEgcm93cyB4IGNvbHVtbnMgZ3JpZCBmYXNoaW9uLCBhbHRob3VnaCBlYWNoCgkgKiBjZWxsIGluc2VydCBjYW4gY292ZXIgbXVsdGlwbGUgZWxlbWVudHMgaW4gdGhlIGdyaWQgLSB3aGljaCBpcyB0cmFja3MgdXNpbmcgdGhlCgkgKiBhQXBwbGllZCBhcnJheS4gQ2VsbCBpbnNlcnRzIGluIHRoZSBncmlkIHdpbGwgb25seSBvY2N1ciB3aGVyZSB0aGVyZSBpc24ndAoJICogYWxyZWFkeSBhIGNlbGwgaW4gdGhhdCBwb3NpdGlvbi4KCSAqICBAcGFyYW0ge29iamVjdH0gb1NldHRpbmdzIGRhdGFUYWJsZXMgc2V0dGluZ3Mgb2JqZWN0CgkgKiAgQHBhcmFtIGFycmF5IHtvYmplY3RzfSBhb1NvdXJjZSBMYXlvdXQgYXJyYXkgZnJvbSBfZm5EZXRlY3RIZWFkZXIKCSAqICBAcGFyYW0ge2Jvb2xlYW59IFtiSW5jbHVkZUhpZGRlbj1mYWxzZV0gSWYgdHJ1ZSB0aGVuIGluY2x1ZGUgdGhlIGhpZGRlbiBjb2x1bW5zIGluIHRoZSBjYWxjLAoJICogIEBtZW1iZXJvZiBEYXRhVGFibGUjb0FwaQoJICovCglmdW5jdGlvbiBfZm5EcmF3SGVhZCggb1NldHRpbmdzLCBhb1NvdXJjZSwgYkluY2x1ZGVIaWRkZW4gKQoJewoJCXZhciBpLCBpTGVuLCBqLCBqTGVuLCBrLCBrTGVuLCBuLCBuTG9jYWxUcjsKCQl2YXIgYW9Mb2NhbCA9IFtdOwoJCXZhciBhQXBwbGllZCA9IFtdOwoJCXZhciBpQ29sdW1ucyA9IG9TZXR0aW5ncy5hb0NvbHVtbnMubGVuZ3RoOwoJCXZhciBpUm93c3BhbiwgaUNvbHNwYW47CgkKCQlpZiAoICEgYW9Tb3VyY2UgKQoJCXsKCQkJcmV0dXJuOwoJCX0KCQoJCWlmICggIGJJbmNsdWRlSGlkZGVuID09PSB1bmRlZmluZWQgKQoJCXsKCQkJYkluY2x1ZGVIaWRkZW4gPSBmYWxzZTsKCQl9CgkKCQkvKiBNYWtlIGEgY29weSBvZiB0aGUgbWFzdGVyIGxheW91dCBhcnJheSwgYnV0IHdpdGhvdXQgdGhlIHZpc2libGUgY29sdW1ucyBpbiBpdCAqLwoJCWZvciAoIGk9MCwgaUxlbj1hb1NvdXJjZS5sZW5ndGggOyBpPGlMZW4gOyBpKysgKQoJCXsKCQkJYW9Mb2NhbFtpXSA9IGFvU291cmNlW2ldLnNsaWNlKCk7CgkJCWFvTG9jYWxbaV0ublRyID0gYW9Tb3VyY2VbaV0ublRyOwoJCgkJCS8qIFJlbW92ZSBhbnkgY29sdW1ucyB3aGljaCBhcmUgY3VycmVudGx5IGhpZGRlbiAqLwoJCQlmb3IgKCBqPWlDb2x1bW5zLTEgOyBqPj0wIDsgai0tICkKCQkJewoJCQkJaWYgKCAhb1NldHRpbmdzLmFvQ29sdW1uc1tqXS5iVmlzaWJsZSAmJiAhYkluY2x1ZGVIaWRkZW4gKQoJCQkJewoJCQkJCWFvTG9jYWxbaV0uc3BsaWNlKCBqLCAxICk7CgkJCQl9CgkJCX0KCQoJCQkvKiBQcmVwIHRoZSBhcHBsaWVkIGFycmF5IC0gaXQgbmVlZHMgYW4gZWxlbWVudCBmb3IgZWFjaCByb3cgKi8KCQkJYUFwcGxpZWQucHVzaCggW10gKTsKCQl9CgkKCQlmb3IgKCBpPTAsIGlMZW49YW9Mb2NhbC5sZW5ndGggOyBpPGlMZW4gOyBpKysgKQoJCXsKCQkJbkxvY2FsVHIgPSBhb0xvY2FsW2ldLm5UcjsKCQoJCQkvKiBBbGwgY2VsbHMgYXJlIGdvaW5nIHRvIGJlIHJlcGxhY2VkLCBzbyBlbXB0eSBvdXQgdGhlIHJvdyAqLwoJCQlpZiAoIG5Mb2NhbFRyICkKCQkJewoJCQkJd2hpbGUoIChuID0gbkxvY2FsVHIuZmlyc3RDaGlsZCkgKQoJCQkJewoJCQkJCW5Mb2NhbFRyLnJlbW92ZUNoaWxkKCBuICk7CgkJCQl9CgkJCX0KCQoJCQlmb3IgKCBqPTAsIGpMZW49YW9Mb2NhbFtpXS5sZW5ndGggOyBqPGpMZW4gOyBqKysgKQoJCQl7CgkJCQlpUm93c3BhbiA9IDE7CgkJCQlpQ29sc3BhbiA9IDE7CgkKCQkJCS8qIENoZWNrIHRvIHNlZSBpZiB0aGVyZSBpcyBhbHJlYWR5IGEgY2VsbCAocm93L2NvbHNwYW4pIGNvdmVyaW5nIG91ciB0YXJnZXQKCQkJCSAqIGluc2VydCBwb2ludC4gSWYgdGhlcmUgaXMsIHRoZW4gdGhlcmUgaXMgbm90aGluZyB0byBkby4KCQkJCSAqLwoJCQkJaWYgKCBhQXBwbGllZFtpXVtqXSA9PT0gdW5kZWZpbmVkICkKCQkJCXsKCQkJCQluTG9jYWxUci5hcHBlbmRDaGlsZCggYW9Mb2NhbFtpXVtqXS5jZWxsICk7CgkJCQkJYUFwcGxpZWRbaV1bal0gPSAxOwoJCgkJCQkJLyogRXhwYW5kIHRoZSBjZWxsIHRvIGNvdmVyIGFzIG1hbnkgcm93cyBhcyBuZWVkZWQgKi8KCQkJCQl3aGlsZSAoIGFvTG9jYWxbaStpUm93c3Bhbl0gIT09IHVuZGVmaW5lZCAmJgoJCQkJCSAgICAgICAgYW9Mb2NhbFtpXVtqXS5jZWxsID09IGFvTG9jYWxbaStpUm93c3Bhbl1bal0uY2VsbCApCgkJCQkJewoJCQkJCQlhQXBwbGllZFtpK2lSb3dzcGFuXVtqXSA9IDE7CgkJCQkJCWlSb3dzcGFuKys7CgkJCQkJfQoJCgkJCQkJLyogRXhwYW5kIHRoZSBjZWxsIHRvIGNvdmVyIGFzIG1hbnkgY29sdW1ucyBhcyBuZWVkZWQgKi8KCQkJCQl3aGlsZSAoIGFvTG9jYWxbaV1baitpQ29sc3Bhbl0gIT09IHVuZGVmaW5lZCAmJgoJCQkJCSAgICAgICAgYW9Mb2NhbFtpXVtqXS5jZWxsID09IGFvTG9jYWxbaV1baitpQ29sc3Bhbl0uY2VsbCApCgkJCQkJewoJCQkJCQkvKiBNdXN0IHVwZGF0ZSB0aGUgYXBwbGllZCBhcnJheSBvdmVyIHRoZSByb3dzIGZvciB0aGUgY29sdW1ucyAqLwoJCQkJCQlmb3IgKCBrPTAgOyBrPGlSb3dzcGFuIDsgaysrICkKCQkJCQkJewoJCQkJCQkJYUFwcGxpZWRbaStrXVtqK2lDb2xzcGFuXSA9IDE7CgkJCQkJCX0KCQkJCQkJaUNvbHNwYW4rKzsKCQkJCQl9CgkKCQkJCQkvKiBEbyB0aGUgYWN0dWFsIGV4cGFuc2lvbiBpbiB0aGUgRE9NICovCgkJCQkJJChhb0xvY2FsW2ldW2pdLmNlbGwpCgkJCQkJCS5hdHRyKCdyb3dzcGFuJywgaVJvd3NwYW4pCgkJCQkJCS5hdHRyKCdjb2xzcGFuJywgaUNvbHNwYW4pOwoJCQkJfQoJCQl9CgkJfQoJfQoJCgkKCS8qKgoJICogSW5zZXJ0IHRoZSByZXF1aXJlZCBUUiBub2RlcyBpbnRvIHRoZSB0YWJsZSBmb3IgZGlzcGxheQoJICogIEBwYXJhbSB7b2JqZWN0fSBvU2V0dGluZ3MgZGF0YVRhYmxlcyBzZXR0aW5ncyBvYmplY3QKCSAqICBAcGFyYW0gYWpheENvbXBsZXRlIHRydWUgYWZ0ZXIgYWpheCBjYWxsIHRvIGNvbXBsZXRlIHJlbmRlcmluZwoJICogIEBtZW1iZXJvZiBEYXRhVGFibGUjb0FwaQoJICovCglmdW5jdGlvbiBfZm5EcmF3KCBvU2V0dGluZ3MsIGFqYXhDb21wbGV0ZSApCgl7CgkJLy8gQWxsb3cgZm9yIHN0YXRlIHNhdmluZyBhbmQgYSBjdXN0b20gc3RhcnQgcG9zaXRpb24KCQlfZm5TdGFydCggb1NldHRpbmdzICk7CgkKCQkvKiBQcm92aWRlIGEgcHJlLWNhbGxiYWNrIGZ1bmN0aW9uIHdoaWNoIGNhbiBiZSB1c2VkIHRvIGNhbmNlbCB0aGUgZHJhdyBpcyBmYWxzZSBpcyByZXR1cm5lZCAqLwoJCXZhciBhUHJlRHJhdyA9IF9mbkNhbGxiYWNrRmlyZSggb1NldHRpbmdzLCAnYW9QcmVEcmF3Q2FsbGJhY2snLCAncHJlRHJhdycsIFtvU2V0dGluZ3NdICk7CgkJaWYgKCAkLmluQXJyYXkoIGZhbHNlLCBhUHJlRHJhdyApICE9PSAtMSApCgkJewoJCQlfZm5Qcm9jZXNzaW5nRGlzcGxheSggb1NldHRpbmdzLCBmYWxzZSApOwoJCQlyZXR1cm47CgkJfQoJCgkJdmFyIGFuUm93cyA9IFtdOwoJCXZhciBpUm93Q291bnQgPSAwOwoJCXZhciBhc1N0cmlwZUNsYXNzZXMgPSBvU2V0dGluZ3MuYXNTdHJpcGVDbGFzc2VzOwoJCXZhciBpU3RyaXBlcyA9IGFzU3RyaXBlQ2xhc3Nlcy5sZW5ndGg7CgkJdmFyIG9MYW5nID0gb1NldHRpbmdzLm9MYW5ndWFnZTsKCQl2YXIgYlNlcnZlclNpZGUgPSBfZm5EYXRhU291cmNlKCBvU2V0dGluZ3MgKSA9PSAnc3NwJzsKCQl2YXIgYWlEaXNwbGF5ID0gb1NldHRpbmdzLmFpRGlzcGxheTsKCQl2YXIgaURpc3BsYXlTdGFydCA9IG9TZXR0aW5ncy5faURpc3BsYXlTdGFydDsKCQl2YXIgaURpc3BsYXlFbmQgPSBvU2V0dGluZ3MuZm5EaXNwbGF5RW5kKCk7CgkKCQlvU2V0dGluZ3MuYkRyYXdpbmcgPSB0cnVlOwoJCgkJLyogU2VydmVyLXNpZGUgcHJvY2Vzc2luZyBkcmF3IGludGVyY2VwdCAqLwoJCWlmICggb1NldHRpbmdzLmJEZWZlckxvYWRpbmcgKQoJCXsKCQkJb1NldHRpbmdzLmJEZWZlckxvYWRpbmcgPSBmYWxzZTsKCQkJb1NldHRpbmdzLmlEcmF3Kys7CgkJCV9mblByb2Nlc3NpbmdEaXNwbGF5KCBvU2V0dGluZ3MsIGZhbHNlICk7CgkJfQoJCWVsc2UgaWYgKCAhYlNlcnZlclNpZGUgKQoJCXsKCQkJb1NldHRpbmdzLmlEcmF3Kys7CgkJfQoJCWVsc2UgaWYgKCAhb1NldHRpbmdzLmJEZXN0cm95aW5nICYmICFhamF4Q29tcGxldGUpCgkJewoJCQlfZm5BamF4VXBkYXRlKCBvU2V0dGluZ3MgKTsKCQkJcmV0dXJuOwoJCX0KCQoJCWlmICggYWlEaXNwbGF5Lmxlbmd0aCAhPT0gMCApCgkJewoJCQl2YXIgaVN0YXJ0ID0gYlNlcnZlclNpZGUgPyAwIDogaURpc3BsYXlTdGFydDsKCQkJdmFyIGlFbmQgPSBiU2VydmVyU2lkZSA
in „Strompreis an der Ladesäule beim Arbeitgeber“ · Offtopic ·
-
PDF
rm0444-stm32g0x1-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
wakeup from power-down. To place the Flash memory in power-down, set either FPD_LPRUN, FPD_LPSLP or FPD_STP bits. 0: Flash memory in power-down 1: Flash memory ready to be accessed Note: If the system boots from SRAM, the user application must wait till FLASH_RDY bit is set, prior to jumping to Flash memory
in „Problem mit Clock Configuration beim STM32G031“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Reference_Manual.pdf
wakeup from power-down. To place the Flash memory in power-down, set either FPD_LPRUN, FPD_LPSLP or FPD_STP bits. 0: Flash memory in power-down 1: Flash memory ready to be accessed Note: If the system boots from SRAM, the user application must wait till FLASH_RDY bit is set, prior to jumping to Flash memory
in „STM32G474RE UART“ · Mikrocontroller und Digitale Elektronik ·