-
PDF
z16c30um.pdf
Daisy-Chain Control DCCR 01101 26/1A 90,1/5A,B 154/9A 218,9/DA,B Miscellaneous Interrupt Status MISR 01110 28/1C 92,3/5C,D 156/9C 220,1/DC,D Status Interrupt Control SICR 01111 30/1E 94,5/5E,F 158/9E 222,3/DE,F Receive Data RDR 1x000 32/20 96/60 or 97/61 160/A0 224/E0 or (Read only; TDR for Write) 225/E1 Receive
in „unbekanntes Bus (Frame) entziffern, brauche Hilfe.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
datasheet__1_.pdf
48-51, N/A 24-27, N/A 26-29, D0-D3, D4- I/O/Z Z 8051 Data bus. This bi-directional bus is high- 57-60 28-31 30-33 D7 impedance when inactive, input for bus reads, and output for bus writes. The data bus is also used to transfer data directly to and from internal EZ-USB FIFOs under control of the FRD#
in „Emitterschaltung und LM293D“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mikrocontroller-PIC18F2420.pdf
Instruction Set EnableInstruction Set EnabledInstruction Set EnabledInstruction Set Enabled Packages 28-Pin SPDIP 28-Pin SPDIP 40-Pin PDIP 40-Pin PDIP 28-Pin SOIC 28-Pin SOIC 44-Pin QFN 44-Pin QFN 28-Pin QFN 28-Pin QFN 44-Pin TQFP 44-Pin TQFP © 2008 Microchip Technology Inc. DS39631E-page 9 PIC18F2420/
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10398_-_LPC11xx_UserManual.pdf
(command, result); The above code specifies a 12 MHz PLL input clock and a system clock of exactly 60 MHz. The application was ready to infinitely wait for the PLL to lock. But the expected system clock of 60 MHz exceeds the maximum of 50 MHz. Therefore set_pll returns PLL_INVALID_FREQ in result[0] and
in „Cortex-M UART im Polling-Betrieb“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
The-ESP8266-Book-August-2015.pdf
...................................................................................................28 Assembling circuits....................................................................................................................34 USB to UART converters.......................................
in „ESP8266 Freies eBook August 2015 'Kolban'“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega16.pdf
Unit The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 28 shows a block diagram of the counter and its surroundings. Figure 28. Counter Unit Block Diagram TOVn DATA BUS (Int. Req.) Clock Select count Edge clear clTn Detector Tn TCNTn Control Logic direction
in „DCF auf INT0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
_ATmega32.pdf
2503C–AVR–10/02 Alternate Functions of Port C The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be acti- vated even if a reset occurs. Table 28. Port C Pins Alternate Functions Port Pin Alternate
in „Anschwingvorgang µC & Quarz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
0x10FF 0x1100 Lower sector SRW01 SRW00 SRW10 SRL[2..0] External Memory Upper sector External Memory (0-60K x 8) (0-60K x 8) SRW11 SRW10 0xFFFF 0xFFF F Note: ATmega128 in non ATmega103 compatibility mode: Memory Configuration A is available (Memory Configuration B N/A) ATmega128 in ATmega103 compatibility
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
Unit The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 28 shows a block diagram of the counter and its surroundings. Figure 28. Counter Unit Block Diagram TOVn DATA BUS (Int. Req.) Clock Select count Edge clear clTn Detector Tn TCNTn Control Logic direction
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
c8051f32x.pdf
Figure 4.2. LQFP-32 Package Diagram D D1 Table 4.2. LQFP-32 Package Dimensions MM MIN TYP MAX A - - 1.60 A1 0.05 - 0.15 A2 1.35 1.40 1.45 E1 E b 0.30 0.37 0.45 D - 9.00 - D1 - 7.00 - e - 0.80 - E - 9.00 - 32 E1 - 7.00 - PIN 1 IDENTIFIER 1 A2 A A1 b e 34 Rev. 1.1 C8051F320/1 Figure 4.3. MLP-28 Pinout Diagram
in „Drehwinkelmessung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
ENABLE 0 0 DIEOV 0 1 0 0 DI – INT2 INPUT T1 INPUT XCK INPUT/T0 INPUT AIO AIN1 INPUT AIN0 INPUT – – 60 ATmega16(L) 2466P–AVR–08/07 ATmega16(L) Alternate Functions of The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, Port C the pull-up resistors on pins PC5
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
ANALOG COMP Analog Comparator 26 0x0032 ADC ADC Conversion Complete 27 0x0034 EE READY EEPROM Ready 28 0x0036 TIMER3 CAPT Timer/Counter3 Capture Event 60 AT90CAN32/64/128 7679H–CAN–08/08 AT90CAN32/64/128 Table 8-1. Reset and Interrupt Vectors (Continued) Vector Program (1) Source Interrupt Definition
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
ENABLE 0 0 DIEOV 0 1 0 0 DI – INT2 INPUT T1 INPUT XCK INPUT/T0 INPUT AIO AIN1 INPUT AIN0 INPUT – – 60 2466T–AVR–07/10 ATmega16(L) Alternate Functions of The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, Port C the pull-up resistors on pins PC5(TDI), PC3
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
ENABLE 0 0 DIEOV 0 1 0 0 DI – INT2 INPUT T1 INPUT XCK INPUT/T0 INPUT AIO AIN1 INPUT AIN0 INPUT – – 60 2466T–AVR–07/10 ATmega16(L) Alternate Functions of The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, Port C the pull-up resistors on pins PC5(TDI), PC3
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega_48_88_168.pdf
Match. OCR2A changes its value from MAX, like in Figure 60. When the OCR2A value is MAX the OCn pin value is the same as the result of a down-counting compare match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-counting
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
/11 ATmega32(L) Alternate Functions of The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, Port C the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs. Table 28. Port C Pins Alternate Functions Port Pin Alternate
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Teileliste-04-18-2233.html
class="ce7"><p>Ethernet-Controller</p></td><td style="text-align:left;width:6.073cm; " class="ce7"><p>ENC 28J60</p></td><td style="text-align:left;width:0.25cm; " class="ce7"> </td><td style="text-align:left;width:2.586cm; " class="ce7"> </td><td style="text-align:left;width:3.948cm; " class="ce7"><p>DIL-28</p></td><td style="text-align:left;width:3.731cm; " class="ce7"> </td><td style="text-align:left;width:2.776cm; " class="ce7"> </td><td style="text-align:left;width:3.157cm; " class="ce7"> </td><td style
in „Bauelemente abzugeben“ · Markt ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
) 2 (RESET/OCD) PE0 3 30 PB5 (ADC6/INT2) (PSCIN0/CLKO) PD1 4 29 PC7 (D2A) (PSCIN2/OC1A/MISO_A) PD2 28 PB4 (AMP0+) 5 (TXD/DALI/OC0A/SS/MOSI_A) PD3 6 27 PB3 (AMP0-) (PSCIN1/OC1B) PC1 7 26 PC6 (ADC10/ACMP1) VCC 25 AREF 8 GND 9 24 GND (T0/PSCOUT22) PC2 10 23 AVCC (T1/PSCOUT23) PC3 22 PC5 (ADC9/AMP1+) 11
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
) 2 (RESET/OCD) PE0 3 30 PB5 (ADC6/INT2) (PSCIN0/CLKO) PD1 4 29 PC7 (D2A) (PSCIN2/OC1A/MISO_A) PD2 28 PB4 (AMP0+) 5 (TXD/DALI/OC0A/SS/MOSI_A) PD3 6 27 PB3 (AMP0-) (PSCIN1/OC1B) PC1 7 26 PC6 (ADC10/ACMP1) VCC 25 AREF 8 GND 9 24 GND (T0/PSCOUT22) PC2 10 23 AVCC (T1/PSCOUT23) PC3 22 PC5 (ADC9/AMP1+) 11
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
config-mod-LK511-mt7623n-BPiR2.txt
not set # CONFIG_W1_SLAVE_DS2780 is not set # CONFIG_W1_SLAVE_DS2781 is not set # CONFIG_W1_SLAVE_DS28E04 is not set # CONFIG_W1_SLAVE_DS28E17 is not set CONFIG_POWER_AVS=y CONFIG_POWER_RESET=y CONFIG_POWER_RESET_BRCMKONA=y CONFIG_POWER_RESET_BRCMSTB=y CONFIG_POWER_RESET_GPIO=y CONFIG_POWER_RESET_GPIO_RESTART
in „Linux Kernel 5.1.1. auf dem BPi-R2“ · PC Hard- und Software ·