VSS64 S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S SSS97 A A A A AA A A A A AA 1 HC27 1 HC28 1 HC29 1 HC20 1HC21 1 HC22 1 HC25 S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S 10UF/6.3V 10UF/6.3V 10UF/6.3V 0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V V V V V V V V V V V V
. oANGE PART NUMBER ( C) PACKAGE ject • Significant Power Reduction Compared to LSTTL Logic ICs CD54HC164F -55 to 125 14 Ld CERDIP High peed • HC Types CD54HC164F3A -55 to 125 14 Ld CERDIP MOS - 2V to 6V Operation CD74HC164E -55 to 125 14 Ld PDIP ogic - High Noise Immunity: N IL= 30%, N IH= 30% of VCC
56 TP186 B 38 7 R910 T 74 53 R1022 T 84 27 R1208 T 183 73 S1204 T 191 74 TP36 B 9 96 TP86 B 179 9 TP137 B 179 54 TP187 B 28 49 R911 T 55 95 R1023 T 107 40 R1209 T 90 92 S1206 T 10 35 TP37 B 24 80 TP87 B 164 17 TP138 B 115 12
C S D D D D C DGND DGND L32 H DGND V S S S S V 2 2 8 e no_use I I T L13 1 / 5 / 8 1 11 5 1 1 u 0 C86 C90 no_use R BLM15PD300SN1D 1 0 1 0 1 / 1/ 1 / + _ R 8 C 0 C 0 C . C. C 1 n IC12: SN74AVC8T245 . 3 1 1 0 0 N + 6 9 6 G e no_use C71 C79 no_use / C 7 1 D s 8-Bit Dual-Supply Bus Transceiver 2 C 0 DGND
substrat must be ǫr= 9.9. The component values are calculated as follows: 3 W 1 W 2 W 2 W 2 W 2 X = ln · 86.6· − 30.9· + 367 + + 74· + 130 (12.232) h h h h h C 1 C =2C = C3 4 1/3 −12 h h W 1 W 2 (12.233) = 10 ·W 1 0.25·X · W − 60 + 2·W − 0.375· h · 1 − h 1 2 2 W 2 W 2 W 2 Y = 165.6· h + 31.2 h − 11.8· h (12.234
5.5.5. Integrated circuit . P O S N R D E S C R I P T I O N O R D E R I N G C O D E : A 201 UAT7I4HC 5322 209 86169 A 302 0 9 0 0 6 1 5322 209 8 5 8 8 5 A 401 090063 5322 209 89989 A 501 UA?741TC 4 8 2 2 2 0 9 8 0 6 1 7 A 502 WUA7I0HC 5322 209 8 6 4 1 4 7 A 601 UAT41TC 4822 209 80617 A 602 000064 5322
1CA0 7 F F P F 8 0 0 0 0 8 0 0 0 0 9 5c47 9 6AHO 10 2299 10 6 4 1 F 11 F 6 F 1 11 1LAA2 12 5 H 9 3 12 74HC 13 C C A A 13 0 0 0 0 16 C C A A 16 C C A A - Pushing a switch on the front will also give a different signature on PIN S (outguard). 0 9 2 P 4 1 A 3 6 5 2 SHUF 3 6 A U 5 4 O8PP 5 c 4 7 9 6 F 6 8 3
3 0 3 4 D S D SS DGND 1 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 DIR_INT1 10K 1 1 5 SP_PROT BUS0 1 BUS0 109 S S B K K K T T T E T T T S T C R E K I O W D L A C E N N T S E 72 4 0 U U S C C C S D N N _ N N N V E C R _ C _ _ T
0 LD MIN 0 F 0 A C80F ST BYTE 0F46 3 F XPPC 3 0 35 0 2 CCL 0 F 0 C C280 LD-128 (2) C 4 0 0 LDI 00 F86 E C 0 1 DAI 01 0 F 0 E C900 ST 00(1) 0F49 0 F 1 0 C009 C 9 F C ST-4 (1) 0F8A C 8 2 B ST MIN LD BYTE 0F4D 0 0 F F HALT (1) 0F88 3 F XPPC 3 0 F 1 2 01 XAE C 0 2 8 LD MIN 0 F 1 3 C280 LD-128 (2) 0F8ED 0
5.1 Voltage-Divider Circuits......................................................................86 5.1.1 Basic operation of voltage-divider circuits...............................86 5.1.2 Anode grounding and cathode grounding...............................87 5.1.3 Voltage-divider current and output
Bild
Bild
Bild
Bild
Bild
Bild
