-
PDF
Kochfeld.pdf
10K 10K 10K R58 1K 2V62 WHEN P1 PRESSED C34 KEYS 5V00 WHEN P2 PRESSED 10nF 0V24 WHEN P3 PRESSED 1V78 WHEN NO KEY PRESSED AI12607 The keyboard is designed with the primary intention of saving MCU pins. The KEYS pin is directly connected to the analog input pin of the ST7FLITE09Y0. The keys are placed
in „Induktionsofen- funktioniert nur mit magnetischen Metallen!“ · Offtopic ·
-
PDF
STV5730.pdf
Output Dynamic Range 2.0 4.4 V Black Level Voltage 2.20 2.45 2.70 V CL1 Output Capacitor Load 20 pF RL1 Output Resistor Load 10 k ZOUT1 Output Impedance 250 VIDEO OUT2(Pin 26) VOUT2 Output Dynamic Range 2.0 4.4 V Black Level Voltage 2.20 2.45 2.70 V CL2 Output Capacitor Load 20 pF RL2 Output Resistor
in „Videoeinblendung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cy7c1345g_8_1_.pdf
C G B O A A A A A 0 9 9 9 9 9 9 9 9 9 9 8 8 8 8 8 8 8 8 8 1 DQP C 1 80 DQP B DQ C 2 79 DQB DQ C 3 78 DQB V 4 DDQ 77 VDDQ V SSQ 5 76 VSSQ DQ 6 C 75 DQB DQ C 7 74 DQ B BYTE C DQ C 8 73 DQB BYTE B DQ C 9 72 DQ B V SSQ 10 71 VSSQ V 11 DDQ 70 VDDQ DQ C 12 69 DQB DQ 13 C 68 DQB NC 14 67 V SS V DD 15 CY7C1345G
in „Frage zum miniLa (Logic Analyzer)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
I2C_EEPROM_-_ST24C04.pdf
calculated). Figure 4. Maximum R ValuL versus Bus Capacitance (C BUS ) for an I C Bus VCC 20 ) k16 e RL RL l v12 SDA P m MASTER C u 8 fc = 100kHz SCL BUS x M 4 fc = 400kHz C BUS 0 10 100 1000 CBUS (pF) AI01665 3/27 M24C16, M24C08, M24C04, M24C02, M24C01 2 Figure 5. I C Bus Protocol SCL SDA START SDA SDA
in „I²C - EEPROM's (24C04 ...)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STV5730A.pdf
Output Dynamic Range 2.0 4.4 V Black Level Voltage 2.20 2.45 2.70 V CL1 Output Capacitor Load 20 pF RL1 Output Resistor Load 10 k ZOUT1 Output Impedance 250 VIDEO OUT2(Pin 26) VOUT2 Output Dynamic Range 2.0 4.4 V Black Level Voltage 2.20 2.45 2.70 V CL2 Output Capacitor Load 20 pF RL2 Output Resistor
-
PDF
kicad_8450_dcm_liste_neu_v3.pdf
24V, TO-92 L78L33_SO8 Positive 100mA 30V Linear Regulator, Fixed Output 3.3V, SO-8 L78L33_SOT89 Positive 100mA 30V Linear Regulator, Fixed Output 3.3V, SOT-89 L78L33_TO92 Positive 100mA 30V Linear Regulator, Fixed
in „KiCAD Eeschema, Bibliotheksdokumentation *.dcm als PDF-Datei“ · Platinen ·
-
PDF
Z80-Zilog.pdf
combinations are specified as follows: RL r* 1 1 0 0 1 0 1 1 CB 0 0 0 1 0 r* CB RL (HL) 1 1 0 0 1 0 1 1 0 0 0 1 0 1 1 0 16 RL (IX+d) 1 1 0 1 1 1 0 1 DD 1 1 0 0 1 0 1 1 CB d 0 0 0 1 0 1 1 0 16 FD RL (IY+d) 1 1 1 1 1 1 0 1 1 1 0 0 1 0 1 1 CB d
in „DDR Schach-Computer Chess Master Diamond reparieren (Dauerton)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT89S8253-24PU.pdf
function. C/T2 = 1 for external event counter (falling edge triggered). Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0 CP/RL2 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2
in „AT89S8253-24PU ersetzen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
datasheet.pdf
/RL2 Symbol Position Name and Significance TF2 T2CON.7 Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1. EXF2 T2CON.6 Timer
in „Info zum SAB80C382 gesucht!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ttester.pdf
Idss=12-25mA J175 P-JFET 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V Idss=7-60mA 2N5460 P-JFET 0.78mA Vgs=0.54V 0.77mA Vgs=0.54V 0.78mA Vgs=0.54V Idss=1-5mA BSS139 N-D-MOS 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V BSS169 N-D-MOS 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V GP07N120 N-E-IGBT
-
PDF
ttester.pdf
Idss=12-25mA J175 P-JFET 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V Idss=7-60mA 2N5460 P-JFET 0.78mA Vgs=0.54V 0.77mA Vgs=0.54V 0.78mA Vgs=0.54V Idss=1-5mA BSS139 N-D-MOS 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V BSS169 N-D-MOS 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V GP07N120 N-E-IGBT
-
PDF
ttester.pdf
Idss=12-25mA J175 P-JFET 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V Idss=7-60mA 2N5460 P-JFET 0.78mA Vgs=0.54V 0.77mA Vgs=0.54V 0.78mA Vgs=0.54V Idss=1-5mA BSS139 N-D-MOS 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V BSS169 N-D-MOS 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V GP07N120 N-E-IGBT
-
PDF
WM8978.pdf
SPKVDD=5V -74 dB PO=860mW, R =L8Ω, 1.0 % SPKVDD=5V -40 dB Signal to Noise Ratio SNR SPKVDD=3.3V, 90 dB RL= 8Ω SPKVDD=5V, 90 dB R = 8Ω L Power Supply Rejection Ratio PSRR RL= 8Ω BTL 80 dB (50Hz-22kHz) RL= 8Ω BTL 69 dB SPKVDD=5V (boost) OUT3/OUT4 Outputs (with 10k / 50pF load) Ω Full-scale output voltage,
in „GSM + GPS Modul von Pollin“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
8080int-jmp.asm
RET | ;|RETI |------|Return from Interrupt|PC=[SP]+ | ;|RETN |------|Return from NMI |PC=[SP]+ | ;|RL m |**0P0*|Rotate Left |m={CY,m}<- | ;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- | ;|RLC m |**0P0*|Rotate Left Circular |m=m<- | ;|RLCA |--0-0*|Rotate Left Circular |A=A<- | ;|RLD |**0P0-|Rotate Left 4
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
8080int-jmp.asm
RET | ;|RETI |------|Return from Interrupt|PC=[SP]+ | ;|RETN |------|Return from NMI |PC=[SP]+ | ;|RL m |**0P0*|Rotate Left |m={CY,m}<- | ;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- | ;|RLC m |**0P0*|Rotate Left Circular |m=m<- | ;|RLCA |--0-0*|Rotate Left Circular |A=A<- | ;|RLD |**0P0-|Rotate Left 4
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
8080int-jmp.asm
RET | ;|RETI |------|Return from Interrupt|PC=[SP]+ | ;|RETN |------|Return from NMI |PC=[SP]+ | ;|RL m |**0P0*|Rotate Left |m={CY,m}<- | ;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- | ;|RLC m |**0P0*|Rotate Left Circular |m=m<- | ;|RLCA |--0-0*|Rotate Left Circular |A=A<- | ;|RLD |**0P0-|Rotate Left 4
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
8080int-jmp.asm
RET | ;|RETI |------|Return from Interrupt|PC=[SP]+ | ;|RETN |------|Return from NMI |PC=[SP]+ | ;|RL m |**0P0*|Rotate Left |m={CY,m}<- | ;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- | ;|RLC m |**0P0*|Rotate Left Circular |m=m<- | ;|RLCA |--0-0*|Rotate Left Circular |A=A<- | ;|RLD |**0P0-|Rotate Left 4
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
rudi_____RX-V4A_TSR-400.pdf
2 AXR1[7] EMA_D[6] s 0.1/10 2 3 SD3/DSD_FR SD3/DSD_FR R 169 52 1 _ EMA2 A2 5 0A5 EMA5 t ) HWCK/DSD_RL AXR1[6] EMA_D[5] 4 o 2 3 h I HWCK/DSD_RL 170 51 C n C455 EMA3 A3 6 9A4 EMA4 s M SD1/DSD_FC HWCK/DSD_RL AXR1[5] CVDD 2 2 to DIGITAL 1/5 . D SD1/DSD_FC C416 171 50 VDD 7 8VSS H SD2/DSD_LFE DVDD EMA_D[4
in „Test in der Schaltung STR3A400“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Hewlett_Packard_Operating_and_Service_Manuals_for_HP361XA_30W_Bench_Series_DC_Power_Supplies.pdf
28480 E3610AR1 0811-1806 RES 2K 5% 3W PWI 28480 E3611AR1 0811-2188 RES 5K 5% 3W PWrt 28480 E361 2A Rl 0699-3105 RES 45K 5% 2W MO 28480 £361 OA R2 0811-3478 RES.1 1% 5W PW N 28480 E3611AR2 0811-3839 RES .2 1%5W/PWN 28480 E3612AR2 0811-3861 RES 1.78 1%5W PW N 28480 R3 0699-2882 RES 1.2K 1 % .5WTF 28480
in „Gebrauchtes Labornetzteil HP Agilent“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
W83627HF_HGb.pdf
REGISTER ................................................................................................78 9.1 Plug and Play Configuration ........................................................................................78 9.1.1 Compatible PnP........................................................
in „Pullups für nicht verwendete Open-Drain-Outputs?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
todo_table_macro.txt
do_fetch_D ; 15 ; DEC D intr do_store_D , do_nop , do_fetch_DIR8 ; 16 nn ; LD D,n intr do_store_A , do_op_RL , do_fetch_A ; 17 ; RLA intr do_nop , do_op_INV , do_NOP ; 18 oo ; JR o intr do_store_HL , do_op_ADDHL , do_fetch_DE ; 19 ; ADD HL,DE intr do_store_A , do_nop , do_fetch_MDE ; 1A ; LD A,(DE) intr do_store_DE
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
todo_table_macro_A.txt
do_store_D ; 15 ; DEC D intr do_fetch_DIR8 , do_nop , do_store_D ; 16 nn ; LD D,n intr do_fetch_A , do_op_RL , do_store_A ; 17 ; RLA intr do_NOP , do_op_INV , do_nop ; 18 oo ; JR o intr do_fetch_DE , do_op_ADDHL , do_store_HL ; 19 ; ADD HL,DE intr do_fetch_MDE , do_nop , do_store_A ; 1A ; LD A,(DE) intr do_fetch_DE
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Weidezaun_S03_4093.pdf
EI48x26 Trafo Transformator Netztrafo 12W 6Vac 220Vac 74x47x42mm 2xBLD4x62mm 14,27+1,19=15,46€e 9 2,78s 360ms #2 52NAND1,9V 100n 3-152,9V 3 1 13x4700u16V D4 R4 470k R5 470k X3 Print-Trafo Gerth 12VA 2x6V 2x1A 5kV 1,24Unenn 75/58x48x43mm 2xBLD4x65mm 5412-2 10,75€ ebay M 6 0R/100k NAND 6F22 5,5-8,4V 4,68Wh
in „Weidezaun gegen Schnecken mit Netztrafo und Rohr DN160 für Hobbygärtner“ · Projekte & Code ·
-
PDF
NCO8703.pdf
l × d). Figure 3 gives a schematic electrical circuit of the output. drain 1 handbook, halfpage I1 RL I2 drain 2 MGM393 Fig.3 Output with the tapped choke. Between both drains the impedance for the even harmonics depends on the coupling factor between both windings. If the coupling factor amounts to
in „Stackpole Ferrit Kerne für RF Verstärker“ · HF, Funk und Felder ·
-
PDF
M12021PB_SM_PANASONIC_EN.pdf
2.5 9.07 230.2 4.59 116.7 4.54 115.2 2.88 73.2 11.43 290.2 00 8.97 227.7 4.51 114.5 4.72 120.0 3.07 78.0 11.61 295 Dimension: BottomSidemminch -- + � + 4 + f + + I �>( ,..,.._ 0, ,-: �� :r d N ... an L-� • st- :c: 1.2TYP. 9.9 2 251..3 L 11.61 ±o. 295 ± 5 -9- M-1200 X X X Ser-ies 1, I, lj l (10) ) 1 '1 l 1 + + 1, + -$- -4-- + ♦ -$- + ! N 0. 1 N Ll) Dt 3.0 7 TYP. 6 _ 4± 0.04 13 78 TYP. 15 6 :!: 1.� 7± o. 6 � 6.5 l0.14) -{3.5) -10- -1200 X X X Ser-ies - - - - - - - B L O C K D IA G R A M - - - - - - - Models M-9001NA, M-9004NA, M-9009A, M-9009A, M-12004NB, M-K12004NB, M-K12001NB
in „CRT Monitor gegen VGA Monitor tauschen“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
M12021PB_SM_PANASONIC_EN.pdf
2.5 9.07 230.2 4.59 116.7 4.54 115.2 2.88 73.2 11.43 290.2 00 8.97 227.7 4.51 114.5 4.72 120.0 3.07 78.0 11.61 295 Dimension: BottomSidemminch -- + � + 4 + f + + I �>( ,..,.._ 0, ,-: �� :r d N ... an L-� • st- :c: 1.2TYP. 9.9 2 251..3 L 11.61 ±o. 295 ± 5 -9- M-1200 X X X Ser-ies 1, I, lj l (10) ) 1 '1 l 1 + + 1, + -$- -4-- + ♦ -$- + ! N 0. 1 N Ll) Dt 3.0 7 TYP. 6 _ 4± 0.04 13 78 TYP. 15 6 :!: 1.� 7± o. 6 � 6.5 l0.14) -{3.5) -10- -1200 X X X Ser-ies - - - - - - - B L O C K D IA G R A M - - - - - - - Models M-9001NA, M-9004NA, M-9009A, M-9009A, M-12004NB, M-K12004NB, M-K12001NB
in „Heidenhain Monitor BE 212 für TNC 351“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
cem.pdf
3 M Me $N 0002 $N 0001 0 0 Mbreakn (a) +L=100u W=100u 2 (b) +L=3u W=100u V V+ $N 0003 0 DC 5V 1 R Rl $N 0002 $N 0003 1k V VIN $N 0001 0 * Analysis Setup * .DC LIN V VIN 0 5 0.1 nmosinv.sch * Semiconductor Device Model * .model Mbreakn NMOS (LEVEL=3 Vto=0 KP=20e-6) Vto=1 KP=20e-6) Vto=1 KP=100e-6) (a
in „Kondensator LT Spice“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
S1D15714_Technical_Manual__E_.pdf
F1 F0 fCL [kHz] 1/65Duty 1/49Duty 1/33Duty 0 0 0 0 100 92 120 174 0 0 0 1 86.8 80 104 151 0 0 1 0 78.0 72 94 135 0 0 1 1 69.8 64 84 121 0 1 0 0 65.1 60 78 113 0 1 0 1 59.4 55 71 103 0 1 1 0 55.3 51 66 96 0 1 1 1 51.3 47 62 89 1 0 0 0 49.0 45 59 85 1 0 0 1 45.8 42 55 80 1 0 1 0 43.5 40 52 75 1 0 1 1
in „Nokia LCD 3510“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BMA456.pdf
I2C/SPI Protocol Selection..........................................................................78 SPI interface and protocol.......................................................................................................78 Primary I2C Interface..............................................
in „Datenlogger Pendeluhr“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avr-m8_z80.asm
) .equ OP_DEC16 = (4<<10) .equ OP_RLC = (5<<10) .equ OP_RRC = (6<<10) .equ OP_RR = (7<<10) .equ OP_RL = (8<<10) .equ OP_ADDA = (9<<10) .equ OP_ADCA = (10<<10) .equ OP_SUBFA = (11<<10) .equ OP_SBCFA = (12<<10) .equ OP_ANDA = (13<<10) .equ OP_ORA = (14<<10) .equ OP_XORA = (15<<10) .equ OP_ADDHL = (16<<
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avr-m8_z80.asm
) .equ OP_DEC16 = (4<<10) .equ OP_RLC = (5<<10) .equ OP_RRC = (6<<10) .equ OP_RR = (7<<10) .equ OP_RL = (8<<10) .equ OP_ADDA = (9<<10) .equ OP_ADCA = (10<<10) .equ OP_SUBFA = (11<<10) .equ OP_SBCFA = (12<<10) .equ OP_ANDA = (13<<10) .equ OP_ORA = (14<<10) .equ OP_XORA = (15<<10) .equ OP_ADDHL = (16<<
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avr_cpm.asm
) .equ OP_DEC16 = (4<<10) .equ OP_RLC = (5<<10) .equ OP_RRC = (6<<10) .equ OP_RR = (7<<10) .equ OP_RL = (8<<10) .equ OP_ADDA = (9<<10) .equ OP_ADCA = (10<<10) .equ OP_SUBFA = (11<<10) .equ OP_SBCFA = (12<<10) .equ OP_ANDA = (13<<10) .equ OP_ORA = (14<<10) .equ OP_XORA = (15<<10) .equ OP_ADDHL = (16<<
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DS-CY7C1471V33-133AXC.pdf
0 9 8 7 6 5 4 3 2 1 1 9 9 9 9 9 9 9 9 9 9 8 8 8 8 8 8 8 8 8 DQP 80 C 1 DQP B DQ C 2 79 DQ B DQ C 3 78 DQ B VDDQ 4 77 V DDQ VSS 5 76 VSS DQ C 6 75 DQ BYTE C B BYTE B DQ C 7 74 DQ B DQ 8 73 C DQ B DQ C 9 72 DQ B V 71 SS 10 VSS VDDQ 11 70 V DDQ DQ C 12 69 DQ B DQ C 13 68 DQ CY7C1471V33 B NC 14 67 VSS V
-
PDF
PMT_handbook_v4E.pdf
: Anode grounded scheme in DC output mode O T: TIME K DY1 DY2 DY3 DY4 DY5 P TO PREAMP OR Ip: ANODE RL SIGNAL PROCESSING CURRENT CL CIRCUIT SIGNAL RL: LOAD RESISTOR OUTPUT CL: LOAD CAPACITANCE Rf GND – Cf TO SIGNAL R1 R2 R3 R4 R 5 R6 R7 PROCESSING Cathode grounding scheme in pulse operation + CIRCUIT
in „Suche nach geeignetem OpAmp als Impedanzwandler“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Osterreich.pdf
COO Manager Analyst Resources Marketing CEO KEM Analyst Pers Mrktg. 75 % make more than 146 59 36 65 78 50 % make more than 184 67 40 81 94 25 % make more than 228 77 46 94 113 Typical Age 51 43 32 41 42 Table 1: Basic data used for the statistics, displayed below – source is [1]. For the five positions
in „Können Sie mir helfen, bitte? Ghalt asl Ingeneur“ · Ausbildung, Studium & Beruf ·
-
PDF
datasheet.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to Auto-reload on 0 CP/RL2# Timer 2 overflow. Cleared to Auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2 = 1. Set to capture on negative
in „8051 Ultraschall problem“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
BCS33.ASM
Linksverschiebung bis Spalte gefunden jr nz, TSTS2 ; wenn Taste gedrückt inc c ; Zeilennummer erhöhen scf rl l rl h ; Zeilenadresse links verschieben ld a, h cp 23h ; wenn alt Bit10=0 wäre jr z, TSTS7 ; alle 10 Zeilen durch and 3 ; nur Bit 8 und 9 gültig add a, 10h ; Bit12=1 (Tastaturadr.bereich 1000h-13ffh
in „Z80 SBC Problem.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Intersil_ICL8052_ICL8068_ICL71C03.pdf
MHz Output Short-Circuit Current I - 5 - mA SC COMPARATOR AMPLIFIER Small-Signal Voltage Gain AVOL RL= 30kΩ - - - V/V Positive Output Voltage Swing +V O 12 13 - V Negative Output Voltage Swing -VO -2.0 -2.6 - V VOLTAGE REFERENCE Output Voltage VO 1.60 1.75 1.90 V Output Resistance RO - 5 - Ω o Temperature
-
PDF
gesamtinhalt-1967-2019_Call_Heft.pdf
1994/2 74…79 1,5-cm-Band Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 Messtechnik Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 23-cm-Band Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 13-cm-Band Einfache
-
PDF
gesamtinhalt-1967-2019_HeftNr.pdf
J. Gerstlauer DC 9 SX Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 Messtechnik Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 23-cm-Band Universeller Breitbandverstärker bis 2,5 GHz Michael Kuhne DB 6 NT 1997/2 73…78 13-cm-Band LC-Filter
-
PDF
T100_Scaler.pdf
SEPARATION AND CHROMA DECODER.........................................................................78 4 ELECTRICAL CHARACTERISTICS ..................................................................................................91 4.1 DIGITAL I/O PAD OPERATION CONDITION..............................
-
PDF
sn74lvc8t245.pdf
Per bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes. JESD 78, Class II • ESD Protection Exceeds JESD 22 The SN74LVC8T245 is designed for asynchronous communication between two data buses. The logic – 4000-V Human-Body Model (A114-A) levels of the direction-control
in „STM32F3: Problem mit hoher Stromaufnahme“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Rhode_Schwarz_uri_bn1050_handbuch.pdf
Schichtwiderstand 2M B ± 1%/0,5 W WF 2 M/0,5 ± 1% R 77 ' Schichtwiderstand 2M B ± 1 «/a/0,5 W WF 2 M/0,5 + 1% R 78 Schichtwiderstand 9,1 ...9,8MB/0,5 W WF 9 M/0,5 R79 Schicht-Drehwiderstand 1 MB lin. WS9122F/1 M R 80 Schichtwiderstand 5 MB/0,5 W WF 5 M/0,5 R 81 Schichtwiderstand 10 MB ± 2%/0,5 W WF 10 M/0,5 ± 2»,
-
PDF
XTR105U-4-20mA-current-transmitter.pdf
+ R1 I 11 VIN R2V 10 REGV+ I 4 O RG 4-20 mA (2) B 9 Q 0.01µF RG XTR105 1 VO 3 + R (3) RG E LIN1 8 RL VPS O – V– 2 IN 7 RET RTD (1) R 6 40 Z IO= 4mA + VIN• (R ) G NOTES: (1) RZ= RTD resistance at minimum measured temperature. R = 1kΩ (2) R = 2R1(R2+R Z – 4(2 Z ) CM G R – R 2 1 R (R – R ) 0.01µF (3)RLIN1
in „[V] Verschiedene SMD-IC's“ · Markt ·
-
PDF
74LVC1G66-839686.pdf
consumption TTL interface compatibility at 3.3 V Latch-up performance meets requirements of JESD78 Class I ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Enable input accepts voltages up to 5.5 V Multiple package options Specified from 40 C to +85 C and
in „ADC als Messgerät mit Auto-Kalibrierung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PCF8574AN.pdf
Directly Driving LEDs D I C to Parallel-Port Expander D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D Open-Drain Interrupt Output D Compatible With Most Microcontrollers RGY PACKAGE DGV OR PW PACKAGE DW OR N PACKAGE (TOP VIEW) (TOP VIEW) T (TOP VIEW) N 7 A0 1 16 V I P INT 1 20 P7 CC 1 20
in „Adresse PCF8574“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CS8126-1YDPS7G_drop_out_5V_linear_regler.pdf
VRH (2) = With Delay Capacitor RT(ON) (3) = Max:RESETVoltage (1.0 V) V RT(OFF) RESET (1) (2) (3) V RL tDelay Delay V VDH DC(HI) V DC(LO) V DIS (2) Figure 12. RESET Circuit Waveform http://onsemi.com 6 CS8126 CIRCUIT DESCRIPTION The CS8126 RESET function, has hysteresis on both the voltage is above V
in „Suche Spannungsregler CS8126-1YDPS7G“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
TL783.pdf
provide remote ground sensing, R2 should be near the load ground. TL783C VO R V line I IN OUT ADJ R1 RL R2 Figure 18. Regulator With Current-Set Resistor POST OFFICE BOX 6DALLAS, TEXAS 75265 11 TL783C,TL783Y HIGH-VOLTAGEADJUSTABLEREGULATOR SLVS036C – SEPTEMBER 1981 – REVISED APRIL 1997 APPLICATION INFORMATION
in „LM337 mit Zenerdiode hochlegen ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
HM8631_HM8632_HM8634__1_.pdf
Open-loop voltage gain R = 10kΩ, V = 0.05 to 3.5 V 90 103 A L O dB VOL R L 600Ω, VO= 0.15 to 3.5 V 78 86 R IN Input resistance 100 GΩ Differential 2.0 C IN Input capacitance pF Common mode 3.5 OUTPUT CHARACTERISTICS R = 600Ω V –126 V High output voltage swingL S+ mV OH R L 10kΩ VS+5 R L 600Ω 116 V OL
in „Identifizierung 8 pin SMD Bauteil aus BLDC Controller“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Weidezaun_S03_4093.pdf
EI48x26 Trafo Transformator Netztrafo 12W 6Vac 220Vac 74x47x42mm 2xBLD4x62mm 14,27+1,19=15,46€e 9 2,78s 360ms #2 52NAND1,9V 100n 3-152,9V 3 1 13x4700u16V D4 R4 470k R5 470k X3 Print-Trafo Gerth 12VA 2x6V 2x1A 5kV 1,24Unenn 75/58x48x43mm 2xBLD4x65mm 5412-2 10,75€ ebay M 6 0R/100k NAND 6F22 5,5-8,42 4,68Wh
in „Weidezaun gegen Schnecken mit Netztrafo und Rohr DN160 für Hobbygärtner“ · Projekte & Code ·