-
PDF
lalus.pdf
(Bild 62). Die GS ESt I6d 39oki-i Verstärkung des internen OpAmps DTMF- wird mit dem Vorwiderstand Rl und Eingang 1 tlnp MT sm 1 5 zum eingestellt. Die angegebenen ,,krum- Flipflop men“ Werte entstammen dem Daten- uref 8870 ~4 -4 D blatt des Herstellers; es ist ohne weite- 4 13 res möglich, dafür ,,normale
in „Schaltung an a/b - Port (Telefonanlage) anbinden“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
flash.pdf
102 PA10 PB10 69 PB10 PC10 111 PC10 PD10 PD10 PE10 PE10 PF10 LCD_E PG10 PG10 ? 5 ? 5 101 140 99 PD9 78 PD9 PE9 60 PE9 PF9 21 LCD_RS PG9 124 USB_RX R Q50 RQ51 PA9 PA9 PB9 I2C_SDA PC9 PC9 77 59 20 93 A PA8 100 PA8 PB8 139 PB8 PC8 98 PC8 PD8 PD8 PE8 PE8 PF8 LCD_RW PG8 PG8 A 43 137 97 PD7 123 PD7 PE7 58 PE7
-
PDF
ttester.pdf
17mA J175 P-JFET 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V 3.2mA Vgs=2.2V Idss=7-60mA Idss=26mA 2N5460 P-JFET 0.78mA Vgs=0.54V 0.77mA Vgs=0.54V 0.78mA Vgs=0.54V Idss=1-5mA Idss=2.6mA BSS139 N-D-MOS 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V D, 1.7mA Vgs=1.2V BSS169 N-D-MOS 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V D, 2.6mA Vgs=1.8V
-
PDF
apple_macbook_pro_a1286_mlb_d1_051-9216_13.3_retina_a1425_820-3462_sch.pdf
APN: 353S2888 & 353S2958 1 2 NO_TEST=TRUE 1 2 MAX98300 SPKRCONN_L_OUT_N 78 51 IN AUD_LO2_L_P 78 AUD_SPKRAMP_LIN_N WLP OUT 7 55 78 GAIN = +3 DB 0402 NO_TEST=TRUE A3 B1 CKPLUS_WAIVE=ndifpr_badterm MIN_LINE_WIDTH=0.40 MM D D 1ST ORDER FC (L&R) = NOM 569 HZ CRITICAL 10% 78 SPKRAMP_LIN_P
in „Macbook Schaltpläne“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
schema-electrique-1395717-renkforce-rf2000-imprimante-3d-appareil-pret-a-lemploi-banc-dimpression-chauffant.pdf
8 1 D 33k 5 RT/CLK O GND 9 R3 5 5 - V3 P 36.5k V2 8 8 SCS_1 PL0 35 PL0 (ICP4) C C C C C (AD0) PA0 78 PA0 D_LED T PC0 T ZLLS350 0 0 DIR_DRV3 PL1 36 C C C C C 77 PA1 D_D6 B T 0 0 PL2 37 PL1 (ICP5) V V V V A (AD1) PA1 76 PA2 C C22 R4 1 1 SCS_2 PL3 38 PL2 (T5) (AD2) PA2 75 PA3 ENA_DRV4 3 C19 R96 R6 15n
in „Spannungseinbruch nach Spule“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AOA_Application_Board_revA.pdf
P1.9-RMII_RXD0 P0.5 79 P0[5]/I2SRX_WS/TD2/CAP2[1] P1[10]/ENET_RXD1 89 P1.10-RMII_RXD1 P0.6-SPI_SSEL 78 P0[6]/I2SRX_SDA/SSEL1/MAT2[0] P1[14]/ENET_RX_ER 88 P1.14-RMII_RXER P0.8-SPI_MISO 77 P0[7]/I2STX_CLK/SCK1/MAT2[1] P1[15]/ENET_REF_CLK 87 P1.16-RMII_MCD P0.9-SPI_MOSI 76 P0[8]/I2STX_WS/MISO1/MAT2[2] P1
in „Probleme mit LPC11C24“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CD00003634_HSS.pdf
voltage slope Vov (V) dVout/dt(off) (V/ms) 60 800 55 750 Vcc=13V 50 700 Rl=6.5Ohm 45 650 40 600 35 550 30 500 25 450 20 400 -50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175 Tc (°C) Tc (°C) 12/24 Doc ID 9934 Rev 4 VNQ500 Electrical specifications Figure
in „POWER SSO 12 Kriechstrecken“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ina125.pdf
Input Voltage ±40 V Input Voltage Range See Text Common-Mode Rejection V = –10.7V to +10.2V CM G = 4 78 84 72 dB G = 10 86 94 80 dB G = 100 100 114 90 dB G = 500 100 114 90 dB BIAS CURRENT VCM = 0V 10 25 50 nA vs Temperature ±60 pA/°C Offset Current ±0.5 ±2.5 ±5 nA vs Temperature ±0.5 pA/°C NOISE, RTI
in „Kraftsensor PSD-S1 in Verbindung mit INA125“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
ina125.pdf
Input Voltage ±40 V Input Voltage Range See Text Common-Mode Rejection V = –10.7V to +10.2V CM G = 4 78 84 72 dB G = 10 86 94 80 dB G = 100 100 114 90 dB G = 500 100 114 90 dB BIAS CURRENT VCM = 0V 10 25 50 nA vs Temperature ±60 pA/°C Offset Current ±0.5 ±2.5 ±5 nA vs Temperature ±0.5 pA/°C NOISE, RTI
-
PDF
VHF-COMM.1984.2--b.pdf
of the _ _ _ _ _ _ _ _ _ _ _ _ _ _ __ _ _ _ _ -2 Y l-lf'.COt.lUV....lCAT2184 2. · '1 1---~"-' r t="'rl - '[>- r., THE INDIVIDUAL MODULES OF THE , 1 11_ _ 1 UNIT J The basiC verSiOl1 of the AF-milliVOllmew • Figur.e3.W,th theellcepllOfofthebprobenarld FI<).Pnnc:ipi01t.... 'proton memeier.all modulesare
-
PDF
VHF-COMM.1984.2.pdf
of the _ _ _ _ _ _ _ _ _ _ _ _ _ _ __ _ _ _ _ -2 Y l-lf'.COt.lUV....lCAT2184 2. · '1 1---~"-' r t="'rl - '[>- r., THE INDIVIDUAL MODULES OF THE , 1 11_ _ 1 UNIT J The basiC verSiOl1 of the AF-milliVOllmew • Figur.e3.W,th theellcepllOfofthebprobenarld FI<).Pnnc:ipi01t.... 'proton memeier.all modulesare
-
PDF
abc.pdf
10 8 10 8 80 2 81 2 82 83 8 decw decw Ide Idei r, Irr Ir,Irr 10 2 10 2 12 11 18 11 90 1 91 1 92 93 rl rl Ide Idei 9 Irr,r Irr,lr 6 2 6 2 12 11 18 11 A0 2 Al 2 A2 1 A 3 1 A4 1 A 5 1 A6 1 A7 1 incw incw cp cp cp cp cp cp A 2 4 7 10 8 10 2 10 6 8 4 10 7 10 10 8 BO B1 B2 2 B3 2 64 2 B5 2 B6 2 B7 2 B clr
in „DDR-µC, maskenprogrammiert, "fremd verwendbar ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT89C51ED2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Einstieg in die C-Programmerung für µC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Kleine 8051 Fragen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „8051: Oszillatorfrequenz und Maschinenzyklus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Mikrocontrollerboard: Funktioniert das?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „EEPROM schreiben/lesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Temperatur ohne AD-Eingang messen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Displaybeleuchtung faden ohne Analog I/O“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Displaybeleuchtung mit PWM dimmen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „8051: An Port 0 kann nichts ausgegeben werden“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „8051: An Port 1 nur 3.5V anstatt 5V ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51rd2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Alternative Funktion von Pins“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at98c51ed2.pdf
edge trigger). Must be 0 for clock out mode. Timer 2 Capture/Reload bit If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload 0 CP/RL2# on Timer 2 overflow. Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions
in „Frequenz für µC AT89C51ED2“ · Mikrocontroller und Digitale Elektronik ·
-
Artikel
Reichelt-Wishlist
Aufwärtsregler / Step-Up-Konverter) | | | | MAX859CSA | MAX 8865 Dual, Low-Dropout, 100mA Linear Regulator | MC78LCxx Serie - Ultra Low Drop Spannungsregler 3-5 Volt mit 1 Mikro-Ampere Ruhestrom | * MIC29300/29301 Spannungsregler 5,0V 3A im TO263(SMD) Gehäuse * NCP3063: 1.5 A, BUCK _&_ BOOST Inverting Switching
PIC 16F690 | | | Atmel ATtiny84 | | (gelistet aber erst verfuegbar ab II/07) TI MSP430F169 | FT245RL (alt bekannte FTDI Chips in neuer und besserer Version, FT232RL bereits vorhanden) | * 3,3V Längsregler SMD Ultra Low drop (-> Zetex) Schiebepotis mit passenden Knöpfen | (Bestell-Nr. PSM-LIN* ("mono
Artikel ·
-
PDF
Aim_TTi_QL_Series_II_Service_Manual_48511-1740.pdf
49,122 23105-2100 RES SM0805 1K00F W1 R38, 56, 78-81, 95,106,107,114 23105-2470 RES SM0805 4K70F W1 R28,91 23105-3100 RES SM0805 10K0F W1 R29,31,32,43,52,53,72,73,118,123,124,128 23105-3200 RES SM0805 20K0F W1 R67, 68,102,105 23105-3205 RES SM0805 20K5F
in „wegen Aim TTi Netzteil Qualität“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
TL431.pdf
develops a current whose amplitude is determined by the difference between G + G RM GM GoR L the 1.78 V internal reference voltage source and the input (2.138)(1.0 M)(1.25 m)(230) + 615 + 56 dB transistor emitter voltage. A portion of Gm flows through compensation capacitance, CP2. The voltage across
in „Linenarregeler“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
sevs_rech_CPUZ.txt
Graphics CPU ************* Package Socket FM2 (904) CPUID F.3.1 Extended CPUID 15.13 Core Stepping RL-A1 Technology 32 nm TDP Limit 65.3 Watts Core Speed 3892.1 MHz Multiplier x Bus Speed 39.0 x 99.8 MHz Stock frequency 3500 MHz Instructions sets MMX (+), SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, SSE4A
in „Rechner bei Video-Aufnahmen zu lahm“ · PC Hard- und Software ·
-
PDF
AP_7__ff.Befugnisse_priv._HS.Alberding.pdf
ergangenen Verordnung klar erkennen lassen. 30Huber, DVBl. 1952, 456 (459 – 460); Ossenbühl, VVDStRL 1971, 137 (175); OVG Münster, JZ 1979, 677 (678); OLG Karlsruhe, VBlBW 1982, 218; VGH München, BayVBl. 1989, 596 (597); Stober in Wolff/Bachof/Stober, § 90 Rn. 35; Becker, DVBl. 2002, 92 (96) 31Steiner
in „Meinungen und Erfahrungen zur Wilhelm Büchner HS“ · Ausbildung, Studium & Beruf ·
-
PDF
tlv320aic12k.pdf
, OUTP3) (1) (2) SNR Signal-to-noise ratio VI= 0 dB 78 89 89 dB VI= -9 dB 71 81 81 Total harmonic VI= 0 dB 78 82 82 THD distortion dB VI= -9 dB 73 80 80 V = 0 dB 75 80 80 THD+N Signal-to-total harmonic I dB distortion + noise VI= -9 dB 69 78 78 (1) (3) DAC
in „PHILIPS VP5500 VoIP Telefon bei Pollin“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
W77E058Aj.pdf
2007 - 9 - Revision A10 W77E058A FFh 80h Indirect RAM 7Fh Direct RAM 30h 2Fh 7F 7E 7D 7C 7B 7A 79 78 2Eh 77 76 75 74 73 72 71 70 2Dh 6F 6E 6D 6C 6B 6A 69 68 2Ch 67 66 65 64 63 62 61 60 2Bh 5F 5E 5D 5C 5B 5A 59 58 2Ah 57 56 55 54 53 52 51 50 29h 4F 4E 4D 4C 4B 4A 49 48 28h 47 46 45 44 43 42 41 40 Bit
in „[V] 12St. 8051er- NUVOTON / WINBOND PLCC44 ( 2UARTS u. 4 clocks/machine cycle- 40MHz)“ · Markt ·
-
PDF
Propeller_Layout_20070717.pdf
:L 1 1 2 29 12 4 1 3 2 3 0 1 2 1 2 C2 3 2 1 VIDEO D 2 2 1 2 C17 1 2 X RRX22 C208 C RR 1 2 1 1 1 2 1RL L2 L L CR21:L 2 A A 2 30 1 11 1 2 1 2 1 2 2 C210 1 1 483 7 6 5 3 4 34 V V G E 1 S 8 8 X21 9 8 8 1 28 2 1 X X 2 1 7 2 2 7 28 2 2 1 1 1 31 10 8 8 6 6 9 7 C 1 2 1 3 1 1 V9 28:1 1 : 2 5 12:L 1 K 1 K 2 2
-
PDF
schematic.pdf
VCCINT 47 TCK 20 F_TDO R6 4.7k SDRAM_A0 23 2 SDRAM_DQ0 IO, DIFFIO_L6n 30 SDRAM_DQ0 63 GND GND 145 78 VCCINT VCCIO3 40 TDO 15 F_TDI R5 4.7k SDRAM_A1 24 A0 DQ0 4 SDRAM_DQ1 e d c I2, DIFFIO_L8p, (DQS1L/CQ1L#,DPCLK1) 31 SDRAM_DQ3 GND TGND 61 VCCINT VCCIO3 TDI R4 4.7k SDRAM_A2 25 A1 DQ1 5 SDRAM_DQ2 4 K IO
in „Sequentielle Anweisung: Takt wird nicht richtig verarbeitet“ · FPGA, VHDL & Co. ·
-
PDF
Cyclone4_schematic_v200.pdf
VCCINT 47 TCK 20 F_TDO R6 4.7k SDRAM_A0 23 2 SDRAM_DQ0 IO, DIFFIO_L6n 30 SDRAM_DQ0 63 GND GND 145 78 VCCINT VCCIO3 40 TDO 15 F_TDI R5 4.7k SDRAM_A1 24 A0 DQ0 4 SDRAM_DQ1 e d c I2, DIFFIO_L8p, (DQS1L/CQ1L#,DPCLK1) 31 SDRAM_DQ3 GND TGND 61 VCCINT VCCIO3 TDI R4 4.7k SDRAM_A2 25 A1 DQ1 5 SDRAM_DQ2 4 K IO
-
PDF
U2532B.pdf
tr 0.5 ms Fall time C = 15 pF,R = 2.2 kW Pin 3 tf 0.3 ms Output pulse width 2.4 kbit/s, tp 7 15 ms 78 ms pulse width Pin 3 Output pulse width 115.2 kbit/s, tp 2.5 4 ms 1.6 ms pulse width Pin 3 Output delay time 115.2 kbit/s, t 1 2 ms d 1.6 ms pulse width – Output level 0.5 V CC – Leading edges of signals
in „Temic-Datenblättern“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Espier_III.pdf
nHold RP12 IO_L47P_1 79 DS_B IO_L51N_3 7 SDRAM_A0 R13 4.7k 3 nWP CLK 6 CCLK DS_F 8 1 DSF IO_L47N_1 78 DS_F IO_L52P_3 6 SDRAM_A10 OSC DS_B 7 2 DSB IO_L74P_AWAKE_1 75 DS_EN4 IO_L52N_3 5 SDRAM_BA1 +3.3V 4 GND DI 5 R16 MOSI DS_A 6 3 DSA IO_L74N_DOUT_BUSY_1 74 DS_EN2 IO_L83P_3 2 SDRAM_BA0 J1 25 DS_E 5 4 DSE
-
PDF
schematic_v200.pdf
VCCINT 47 TCK 20 F_TDO R6 4.7k SDRAM_A0 23 2 SDRAM_DQ0 IO, DIFFIO_L6n 30 SDRAM_DQ0 63 GND GND 145 78 VCCINT VCCIO3 40 TDO 15 F_TDI R5 4.7k SDRAM_A1 24 A0 DQ0 4 SDRAM_DQ1 e d c I2, DIFFIO_L8p, (DQS1L/CQ1L#,DPCLK1) 31 SDRAM_DQ3 GND TGND 61 VCCINT VCCIO3 TDI R4 4.7k SDRAM_A2 25 A1 DQ1 5 SDRAM_DQ2 4 K IO
in „Board EP4CE6E22C8N Altera mit Quartus2 13 ansprechen“ · FPGA, VHDL & Co. ·
-
PDF
PIC_Simulator_-_Free_Online_PIC_Microcontroller_Simulator.pdf
rd equ 00h ; 75 76 rp0 equ 05h ;register bank 77 zero equ 02h ;zero bit position in status register 78 carry equ 00h ;carrybit position in status register 79 PC equ 02h ;program counter register 80 81 ;============================================ 82 ; macro definitions 83 ;============================
in „IC-Idenifikation für Garagentor Zahlenschloß“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ST24C32_ST24C64_STM.pdf
The memory Figure 3. Maximum R ValLe versus Bus Capacitance (C BUS ) for an I C Bus V CC 20 )16 ( u RL RL a12 P SDA R u 8 MASTER SCL C BUS i fc = 100kHz a M 4 fc = 400kHz CBUS 0 10 100 1000 C BUS (pF) AI01665 3/18 M24C64, M24C32 Figure 4. I2C Bus Protocol SCL SDA START SDA SDA STOP CONDITION INPUT CHANGE
in „I²c mit Bascom und ATmega“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TLC5620CN_DIP14.pdf
Vref= 3.5 V, 3.2 0.5 Range = 1x 3 0 0 10 20 30 40 50 60 70 80 90 100 0 10 20 30 40 50 60 70 80 90 100 RL– Output Load – kΩ RL– Output Load – kΩ Figure 9 Figure 10 OUTPUT SOURCE CURRENT SUPPLY CURRENT vs vs OUTPUT VOLTAGE TEMPERATURE 8 1.2 V = 5 V DD A 7 TA= 25°C 1.15 m Vref= 2 V t Range = ×2 n 6 Input Code
in „Wie verhält sich der DAC am SPI-Bus (TLC5620)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
NXP__74LVC1G17.pdf
CC V T− negative-going see Figure 7 and Figure 8 threshold voltage VCC = 1.8 V 0.46 0.6 0.75 0.46 0.78 V VCC = 2.3 V 0.65 0.8 0.96 0.65 0.99 V V = 3.0 V 0.88 1.0 1.24 0.88 1.27 V CC VCC = 4.5 V 1.32 1.5 1.84 1.32 1.87 V VCC = 5.5 V 1.58 1.8 2.24 1.58 2.27 V V H hysteresis voltage see Figure 7, Figure
in „Pegelwandlung 5V => 3,3V: Überschwinger mit 74LVC1G17“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TPS2113A.pdf
Switch Status IN1: 2.8 V to 5.5 V TPS2113A 0.1 mF R 1 1 8 STAT IN1 2 7 EN OUT 3 6 VSNS IN2 4 5 CL RL ILIM GND RILIM IN2: 2.8 V to 5.5 V 0.1 mF 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products
in „Speisung umschalten“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
KS0093.pdf
CAP2- 540 -700 103 SEG17 1880 700 163 SEG77 -2920 700 44 CAP2+ 630 -700 104 SEG18 1800 700 164 SEG78 -3000 700 45 CAP2+ 720 -700 105 SEG19 1720 700 165 SEG79 -3080 700 46 CAP1- 810 -700 106 SEG20 1640 700 166 SEG80 -3160 700 47 CAP1- 900 -700 107 SEG21 1560 700 167 COMI2 -3400 440 48 CAP1+ 990 -700
in „LCD seriell ansteuern ST7093/KS0093“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
FULLTEXT01.pdf
amplifier is at 50%, while it increases substantially with reducing conduction angle and reaches to 78.5% for a class B amplifier. 2.2.3 Class B In class B amplifiers, the conduction angle is 180˚, meaning the transistor conducts either positive or negative half cycle of the input signal, independent
in „Buchempfehlung HF-Verstärker gesucht“ · HF, Funk und Felder ·
-
PDF
Gesamtinhalt_1987-2016.pdf
Dreier Teil 1 1991/1 50 - 55 Teil 2 1991/2 71 - 77 Zylinderparabel-Antenne mit D. Burchard, 1991/2 78 - 86 METEOSAT-Kompaktkonverter Nairobi / Kenia Magnetisch gekoppelteYagi-Antennen E. Berberich, 1991/2 87 - 90 bei Amateuren ein Stiefkind DL 8 ZX UHF-Antenne mit vertikaler Polarisation J. Langer, 1991
-
PDF
wp-01212-high-speed-link-modeling-simulation.pdf
Mismatch Discontinuity 1 Discontinuity 2 RS TP1 ZCH TP2 Channel Network Topology Voltage Source CS CL RL Tpd JNEye Link Topology A Significant Technology Advancement in High-Speed Link Modeling and Simulation December 2013 Altera Corporation Page 18 JNEye’s Advanced Simulation and Modeling Methods The JNEye
-
PDF
PCA9306.pdf
PCA9306 2 Dual bidirectional I C-bus and SMBus voltage-level translator VIH V TT input VM V M V IL RL S1 VOH from output under test S2 (open) V C output VM M L VOL 002aab845 002aab846 a. Load circuit b. Timing diagram S1 = translating up; S2 = translating down. C includes probe and jig capacitance. L
in „[V] ONSEMI Dual bidirectional PCA9306 I2C-bus and SMBus Voltage-level translator (30St für10€)“ · Markt ·
-
PDF
PCA9306.pdf
PCA9306 2 Dual bidirectional I C-bus and SMBus voltage-level translator VIH V TT input VM V M V IL RL S1 VOH from output under test S2 (open) V C output VM M L VOL 002aab845 002aab846 a. Load circuit b. Timing diagram S1 = translating up; S2 = translating down. C includes probe and jig capacitance. L
in „[V] .Dual bidirectional PCA9306 I2C-bus and SMBus voltage-level translator (30St/10€)“ · Markt ·
-
PDF
PCA9306.pdf
PCA9306 2 Dual bidirectional I C-bus and SMBus voltage-level translator VIH V TT input VM V M V IL RL S1 VOH from output under test S2 (open) V C output VM M L VOL 002aab845 002aab846 a. Load circuit b. Timing diagram S1 = translating up; S2 = translating down. C includes probe and jig capacitance. L
in „[V] ca. 190St.Dual bidirectional PCA9306 I2C-bus and SMBus voltage-level translator (20St/8€)“ · Markt ·
-
PDF
PCA9306.pdf
PCA9306 2 Dual bidirectional I C-bus and SMBus voltage-level translator VIH V TT input VM V M V IL RL S1 VOH from output under test S2 (open) V C output VM M L VOL 002aab845 002aab846 a. Load circuit b. Timing diagram S1 = translating up; S2 = translating down. C includes probe and jig capacitance. L
in „V] ca. 170 St.Dual bidirectional PCA9306 I2C-bus and SMBus voltage-level translator (20St/8€)“ · Markt ·